lifecounter.sv.bak

module lifecounter(input clock, Reset, fail,
						 output logic LC);
				
	logic [1:0]
	always_ff @ (posedge clock)
	begin
		if(Reset)
		
	end
						 
endmodule