-
Notifications
You must be signed in to change notification settings - Fork 0
/
resume.typ
88 lines (77 loc) · 4.07 KB
/
resume.typ
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
// ┌───────────────────────────────────────────────────────────────┐
// │ Contents of resume.typ │
// ├───────────────────────────────────────────────────────────────┘
// │
// │ ├── Education
// │ ├── Experience
// │ └── Additional information
// │
// └───────────────────────────────────────────────────────────────
#import "business.typ": *
#show: business_template
#header(
small: false,
name: "Erica Ruggiero",
avatar: "photo.jpg",
mobile: "(413) 464-4238",
location: "Cambridge, MA 01242",
email: "[email protected]",
website: "https://linkedin.com/in/erikaruggiero",
)
#v(-5mm)
== Education
#entry(
"MIT Sloan School of Management",
"Candidate for MBA, June 2017",
"Cambridge, MA",
"2015",
"Present",
[
- Enterprise Management Track: Consulting for Internet service provider on Smart City technology strategy
- Volunteer Lead and Organizing Member for Breaking the Mold Conference, Sloan Women in Management
- Active member of the Management Consulting and Technology Clubs
],
)
#entry(
"Cornell University",
"BS in Electrical and Computer Engineering, magna cum laude",
"Ithaca, NY",
"2008",
"2012",
[
- GPA: 3.92/4.3, Dean's List seven semesters
- Chair of the Society of Women Engineers Outreach Committee
],
)
== Experience
#entry(
"Intel Corporation",
"Digital Design Engineer (Promoted from Grade 3 to Grade 5 in 18 months, 6 months early)",
"Hudson, MA",
"2011",
"2015",
[
- Designed and led development for a test chip to be used in corporation-wide process technology research; design was the most complex to be implemented on a test chip in team’s history
- Influenced management to supply a multi-discipline team of three engineers to assist in test chip project execution in order to meet tight 6-month deadline and ensure highest quality standards
- Built consensus between team and internal stakeholders who commissioned the test chip through weekly discussions about feasibility of features; led a rigorous final design review with customers and senior leadership
- Persuaded multiple managers to expand personal responsibilities to a dual logical and physical design role; reduced time to converge design by 30%, and increased cross-functional knowledge sharing
- Streamlined code-generation process that resulted in 50% reduction in engineering hours per week; maintained the code database which was used by over 60 engineers across three Intel projects
- Converged functional unit blocks to design milestones across four Intel Xeon microprocessors and Omni-Path products; ramped up quickly on new projects to meet turnaround time of one to two months between milestones
- Co-led the Women at Intel Network Hudson chapter: organized volunteer opportunities, professional development workshops and networking events, negotiated with corporate and site groups for over \$6K in funding
],
)
#entry(
"Intel Corporation",
"Physical Design Intern",
"Hudson, MA",
"2010",
"2011",
[
- Modeled timing and power consumption for chip critical paths and proposed optimal routing schemes
- Developed chip power plan after pooling input from cross-site team members, and implemented across all SKUs
],
)
== Additional information
- Patent holder, US Patent 9,138,339: a tool gripper device that adapts items like eating utensils to a larger handle circumference, allowing people with handicaps to easily maneuver those items; developed in High School
- Budget Buddies Coach: taught financial literacy to low-income women from the community (2013-2015)
- Interests: Amateur painter and hiker, seasoned traveler (Asia, Europe and Americas regions)