Introduction

AI Engine Development See Vitis™ Development Environment on xilinx.com

Version: Vitis 2022.1

Introduction

The tutorials under the AI Engine Development category help you learn how to target, develop, and deploy advanced algorithms using a Versal AI Engine array in conjunction with PL IP/kernels and software applications running on the embedded processors. In order to successfully deploy AI Engine applications in hardware, you need to be aware of the Vitis and AI Engine tools and flows.

• The AI Engine Feature Tutorials highlight specific features and flows that help develop AI Engine applications.

• The AI Engine Design Tutorials showcase the two major phases of AI Engine application development: architecting the application and developing the kernels. Both these phases are demonstrated in these tutorials.

These tutorials target the VCK190 board. The table below lists the tutorials available, and the features and flows showcased in all of these tutorials. The various columns correspond to specific features/flows supported in these tutorials and will help you identify tutorials that showcase specific flows and features that you are interested in.

Environment Settings

IMPORTANT: Before beginning the tutorial make sure you have read and followed the Vitis Software Platform Release Notes (v2022.1) for setting up software and installing the VCK190 base platform.

Run the following steps to setup environment ( NOT apply to tutorials that do not use the VCK190 base platform ):

1. Set up your platform by running the xilinx-versal-common-v2022.1/environment-setup-cortexa72-cortexa53-xilinx-linux script as provided in the platform download. This script sets up the SYSROOT and CXX variables. If the script is not present, you must run the xilinx-versal-common-v2022.1/sdk.sh.
2. Set up your ROOTFS to point to the xilinx-versal-common-v2022.1/rootfs.ext4
3. Set up your IMAGE to point to xilinx-versal-common-v2022.1/Image.
4. Set up your PLATFORM_REPO_PATHS environment variable based upon where you downloaded the platform.

Feature Tutorials

Tutorial

Platform

OS

IDE Flow

Libraries Used

HLS Kernel

x86 simulator

aie simulator

SW Emu

HW Emu

HW

Event Trace in HW

Profile in HW

Using GMIO with AIE

Base

Linux

x

x

x

x

Runtime Parameter Reconfiguration

Base

Linux

MM2S / S2MM

x

x

x

Packet Switching

Base

Linux

MM2S / S2MM

x

x

x

AIE Versal Integration

Base

Linux

MM2S / S2MM

x

x

x

x

x

Versal System Design Clocking

Base

Linux

MM2S / S2MM

x

x

x

Using Floating-Point in the AIE

Base

Linux

x

DSP Library Tutorial

Base

Linux

DSPLib

MM2S / S2MM Variant

x

Debug Walkthrough Tutorial

Base

Linux

x

x

x

x

x

x

x

x

AIE DSPLib and Model Composer

Base

Linux

x

DSPLib

MM2S / S2MM

x

x

Versal Emulation Waveform Analysis

Base

Linux

Traffic Generators

x

AXIS External Traffic Generator

Base

Linux

DSPLib

MM2S / S2MM

x

x

AIE Performance and Deadlock Analysis

Base

Linux

x

x

x

x

Implementing an IIR Filter on the AIE

Base

Linux

x

x

x

x

A to Z Bare-metal Flow

Custom

Baremetal

x

MM2S / S2MM

x

x

x

Post-Link Recompile of an AIE Application

Base

Linux

MM2S / S2MM

x

x

x

Python and C++ External Traffic Generators for AI Engine Simulation and Emulation Flows

Base

Linux

MM2S/S2MM/PolarClip

x

x

x

x

Design Tutorials

Tutorial

Platform

OS

IDE Flow

Libraries Used

HLS Kernel

x86 simulator

aie simulator

SW Emu

HW Emu

HW

Event Trace in HW

Profile in HW

LeNet Tutorial

Base

Linux

MM2S / S2MM

x

x

x

x

Super Sampling Rate FIR Filters

Base

Linux

x

Beamforming Design

Base

Linux

x

x

x

x

AIE Emulation on Custom Platforms

Custom

Linux

MM2S / S2MM

x

x

2D-FFT

Base

Linux

DSPLib

PL Data Generator and Checker

x

x

x

x

FIR Filter

Base

Linux

DSPLib

PL Data Generator and Checker

x

x

x

x

N-Body Simulator

Base

Linux

PL Datamover

x

x

x

^{Copyright© 2022 Xilinx}