-
Notifications
You must be signed in to change notification settings - Fork 72
/
rmp_test_stm32f103rb.h
144 lines (131 loc) · 5.27 KB
/
rmp_test_stm32f103rb.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
/******************************************************************************
Filename : rmp_test_stm32f103rb.h
Author : pry
Date : 22/07/2017
Licence : The Unlicense; see LICENSE for details.
Description : The testbench for STM32F103RB.
ARMCC V6.21 -O3
___ __ ___ ___
/ _ \ / |/ // _ \ Simple real-time kernel
/ , _// /|_/ // ___/ Standard benchmark test
/_/|_|/_/ /_//_/
====================================================
Test (number in CPU cycles) : AVG / MAX / MIN
Yield : 203 / 280 / 202
Mailbox : 438 / 512 / 434
Semaphore : 385 / 460 / 378
FIFO : 226 / 306 / 224
Message queue : 684 / 762 / 678
Blocking message queue : 930 / 1004 / 922
Memory allocation/free pair : 518 / 546 / 504
ISR Mailbox : 392 / 468 / 386
ISR Semaphore : 354 / 434 / 352
ISR Message queue : 542 / 620 / 536
ISR Blocking message queue : 707 / 782 / 700
******************************************************************************/
/* Include *******************************************************************/
#include "rmp.h"
/* End Include ***************************************************************/
/* Define ********************************************************************/
/* Counter read wrapper */
#define RMP_CNT_READ() (TIM2->CNT)
/* Memory pool test switch */
#define TEST_MEM_POOL (3072U)
/* Minimal build switch */
/* #define MINIMAL_SIZE */
/* Timestamp data type */
typedef rmp_u16_t rmp_tim_t;
/* End Define ****************************************************************/
/* Global ********************************************************************/
#ifndef MINIMAL_SIZE
rmp_ptr_t Stack_1[256];
rmp_ptr_t Stack_2[256];
TIM_HandleTypeDef TIM2_Handle={0};
TIM_HandleTypeDef TIM4_Handle={0};
void Timer_Init(void);
void Int_Init(void);
void Int_Handler(void);
void Int_Disable(void);
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim);
void TIM4_IRQHandler(void);
/* End Global ****************************************************************/
/* Function:Timer_Init ********************************************************
Description : Initialize the timer for timing measurements. This function needs
to be adapted to your specific hardware.
Input : None.
Output : None.
Return : None.
******************************************************************************/
void Timer_Init(void)
{
/* TIM2 clock = CPU clock
* TIM2 is on APB1, APB1 clock = 1/2 CPU clock (DIV2 when running at 72MHz
* to satisfy APB1 36MHz Fmax limit). However, when APB1DIV is not DIV1,
* TIM2CLK = 2 x APB1CLK (which is STM32 timer specific). */
TIM2_Handle.Instance=TIM2;
TIM2_Handle.Init.Prescaler=0;
TIM2_Handle.Init.CounterMode=TIM_COUNTERMODE_UP;
TIM2_Handle.Init.Period=65535U;
TIM2_Handle.Init.ClockDivision=TIM_CLOCKDIVISION_DIV1;
HAL_TIM_Base_Init(&TIM2_Handle);
__HAL_RCC_TIM2_CLK_ENABLE();
__HAL_TIM_ENABLE(&TIM2_Handle);
}
/* End Function:Timer_Init ***************************************************/
/* Function:Int_Init **********************************************************
Description : Initialize an periodic interrupt source. This function needs
to be adapted to your specific hardware.
Input : None.
Output : None.
Return : None.
******************************************************************************/
void Int_Init(void)
{
/* TIM4 clock = CPU clock */
TIM4_Handle.Instance=TIM4;
TIM4_Handle.Init.Prescaler=0;
TIM4_Handle.Init.CounterMode=TIM_COUNTERMODE_UP;
TIM4_Handle.Init.Period=7200U;
TIM4_Handle.Init.ClockDivision=TIM_CLOCKDIVISION_DIV1;
HAL_TIM_Base_Init(&TIM4_Handle);
__HAL_RCC_TIM4_CLK_ENABLE();
__HAL_TIM_ENABLE(&TIM4_Handle);
/* Clear interrupt pending bit, because we used EGR to update the registers */
__HAL_TIM_CLEAR_IT(&TIM4_Handle, TIM_IT_UPDATE);
HAL_TIM_Base_Start_IT(&TIM4_Handle);
}
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
if(htim->Instance==TIM4)
{
/* Set the interrupt priority */
NVIC_SetPriority(TIM4_IRQn,0xFF);
/* Enable timer 4 interrupt */
NVIC_EnableIRQ(TIM4_IRQn);
/* Enable timer 4 clock */
__HAL_RCC_TIM4_CLK_ENABLE();
}
}
/* The interrupt handler */
void TIM4_IRQHandler(void)
{
TIM4->SR=~TIM_FLAG_UPDATE;
Int_Handler();
}
/* End Function:Int_Init *****************************************************/
/* Function:Int_Disable *******************************************************
Description : Disable the periodic interrupt source. This function needs
to be adapted to your specific hardware.
Input : None.
Output : None.
Return : None.
******************************************************************************/
void Int_Disable(void)
{
/* Disable timer 4 interrupt */
NVIC_DisableIRQ(TIM4_IRQn);
}
#endif
/* End Function:Int_Disable **************************************************/
/* End Of File ***************************************************************/
/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/