From 46fd5f8d418a9ef1d787cb2dfbd749977227b56d Mon Sep 17 00:00:00 2001 From: LucaPezza Date: Wed, 2 Oct 2024 01:53:46 +0200 Subject: [PATCH] Adding padding of logos for the mobile version. --- index.html | 18 +++++++++--------- 1 file changed, 9 insertions(+), 9 deletions(-) diff --git a/index.html b/index.html index f65537b..3af3769 100644 --- a/index.html +++ b/index.html @@ -80,35 +80,35 @@

Welcome to

Partner universities

- +

Technical Univeristy of Munich (TUM)

A top-ranked technical university in Germany, known for its cutting-edge research and education in electrical engineering and computer science.

- +

Royal Institute of Technology (KTH)

Sweden’s largest and oldest technical university, recognized for its advanced education in embedded systems, microelectronics, and sustainable technologies.

- +

Technical University of Denmark (DTU)

A leading European technical university focused on engineering, science, and technology, offering innovative and fexible programs in digital and embedded systems.

- +

Tampere University (TAU)

A Finnish university excelling in embedded computing, system-on-chip design, and AI hardware, known for its deep collaboration with the semiconductor industry.

- +

Institut Mines-Télécom (IMT)

A French leading institution specializing in microelectronics, embedded systems, and telecommunications, with a strong emphasis on research and innovation.

@@ -128,28 +128,28 @@

Industrial partners

- +

Fraunhofer IIS

Europe’s leading research institute for integrated digital and mixed-signal systems, contributing expertise in chip design, secure systems, and innovative technologies.

- +

LogiqWorks

A Bulgarian company specializing in high-level digital and analog design automation, providing tools and consulting services for efficient chip development processes.

- +

MINRES Technologies GmbH

A German company focused on simulation tools and customizable RISC-V core IPs for microcontroller applications in edge and IoT scenarios.

- +

SyoSil ApS

A Danish company with expertise in verification technologies, offering methodologies and environments to ensure accurate and reliable chip design.