Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

RISC-V Kernel Security Isolation #908

Open
amazonKamath opened this issue Nov 27, 2023 · 0 comments
Open

RISC-V Kernel Security Isolation #908

amazonKamath opened this issue Nov 27, 2023 · 0 comments
Assignees
Labels
roadmap An feature currently on the roadmap

Comments

@amazonKamath
Copy link
Member

Add memory protection support to RISC-V port.

@amazonKamath amazonKamath converted this from a draft issue Nov 27, 2023
@amazonKamath amazonKamath added the roadmap An feature currently on the roadmap label Nov 27, 2023
vishwamartur added a commit to vishwamartur/FreeRTOS-Kernel that referenced this issue Nov 1, 2024
Related to FreeRTOS#908

Add memory protection support to the RISC-V port.

* **Memory Protection Configurations and Settings**
  - Add memory protection-related configurations and settings in `portable/GCC/RISC-V/portmacro.h` and `portable/IAR/RISC-V/portmacro.h`.
  - Define macros for enabling and disabling memory protection in both files.

* **Critical Section Handling**
  - Update the `portENTER_CRITICAL` and `portEXIT_CRITICAL` macros in `portable/GCC/RISC-V/portmacro.h` and `portable/IAR/RISC-V/portmacro.h` to handle memory protection.

* **Chip-Specific Extensions**
  - Add memory protection-related definitions and macros in `portable/GCC/RISC-V/chip_specific_extensions/RISCV_MTIME_CLINT_no_extensions/freertos_risc_v_chip_specific_extensions.h` and `portable/IAR/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions/freertos_risc_v_chip_specific_extensions.h`.
  - Define macros for saving and restoring memory protection context in both files.

* **Port Functions**
  - Add functions for enabling and disabling memory protection in `portable/GCC/RISC-V/port.c` and `portable/IAR/RISC-V/port.c`.

Working on still: portASM.s planning to implement ASAP
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
roadmap An feature currently on the roadmap
Projects
Status: 🔖 Backlog
Development

No branches or pull requests

2 participants