Skip to content

Issues: HardwareIR/netlistDB

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

9 Open 7 Closed
9 Open 7 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

hdlConvertor IO
#16 opened Jun 13, 2019 by Nic30
proper type system
#15 opened Mar 23, 2019 by Nic30
msvc DLL workaround for templatized members help wanted Extra attention is needed
#12 opened Mar 6, 2019 by Nic30
4
Verilog/VHDL parser help wanted Extra attention is needed
#11 opened Feb 25, 2019 by Nic30
9
process interpret for small scale simulations help wanted Extra attention is needed
#10 opened Feb 25, 2019 by Nic30
Verilator for testing
#9 opened Feb 25, 2019 by Nic30
verilog serializer
#5 opened Feb 14, 2019 by Nic30
4
wildcard group fo pattern match
#4 opened Feb 14, 2019 by Nic30
1
optional group fo pattern match
#3 opened Feb 14, 2019 by Nic30
1
ProTip! Type g i on any issue or pull request to go back to the issue listing page.