{"payload":{"header_redesign_enabled":false,"results":[{"id":"405277364","archived":false,"color":"#adb2cb","followers":2,"has_funding_file":false,"hl_name":"MiguelNarv/UART-Receiver-VHDL","hl_trunc_description":"Low resource UART receiver for FPGA. ","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":405277364,"name":"UART-Receiver-VHDL","owner_id":71612081,"owner_login":"MiguelNarv","updated_at":"2022-01-12T15:34:37.679Z","has_issues":true}},"sponsorable":false,"topics":["fpga","vhdl","low-resource","uart-receiver"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":74,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AMiguelNarv%252FUART-Receiver-VHDL%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/MiguelNarv/UART-Receiver-VHDL/star":{"post":"_Pc1lQQ54PICdSiBgn6uosLwkdF5bb9aEqPXSu_-cPki19cHjAp2TChXjwL70b2tjBl8yBq7fNoaEfM6ZgBOJQ"},"/MiguelNarv/UART-Receiver-VHDL/unstar":{"post":"8ty8lWdgL53nDe_KZvI7Soo_psTNEL8LA0ewIvWNY2vYx1Hph-cba9Vj3ye95gmJwF05de9Oynx1gqpgvoUgNA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"JUAVXXIyBG0HZPOR8mzXrE03Oi3MTBV-LnEFTN62uJuxiJVzJJXe1h2FsZd0UMmAXeTn-CopzIi4U253COJWaQ"}}},"title":"Repository search results"}