This repository has been archived by the owner on Jul 4, 2024. It is now read-only.

Simulated CPU

Instructions

Open Quartus 18.1
Start a new project
Add all verilog files in this repo to the project
Compile the project, with proc_extension as the top level module
Open Modelsim, and open proc_tb to see testbench demonstration of CPU functionality.