This repository has been archived by the owner on Jan 11, 2022. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 126
/
nv_wavenet_singleblock.cuh
286 lines (244 loc) · 12.9 KB
/
nv_wavenet_singleblock.cuh
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
/******************************************************************************
* Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of the NVIDIA CORPORATION nor the
* names of its contributors may be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL NVIDIA CORPORATION BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
******************************************************************************/
#include "matrix_math.cuh"
#include "softmax.cuh"
template <int M, int K>
__device__ __inline__ void loadWeights(half2 weights_local[K/2], half2* weights_remote, int layer, int row, int lda=M) {
loadVectorizedWeights<M,K>(weights_local,weights_remote,layer,row,lda);
}
__device__ float toFloat(float f) { return f; }
__device__ float toFloat(half f) { return __half2float(f); }
template <typename T_weight, typename T_data, int R, int S, int BATCH_UNROLL>
__device__ void nv_wavenet_singleBlock_skip(int row, int num_layers, int batch_offset, int batch_size, T_weight* Wskip, T_data* Bskip, T_data h_sh[BATCH_UNROLL][R], T_data skip_out_sh[BATCH_UNROLL][S], T_data* skip_out, bool dumpActivations) {
const int WV = sizeof(T_weight)/sizeof(T_data);
T_weight weights[R/WV];
T_data accum[BATCH_UNROLL];
T_data skip_accum_last[BATCH_UNROLL];
for (int b=0; b<BATCH_UNROLL; b++) {
skip_accum_last[b] = 0.f;
}
for (int layer=0; layer<num_layers; layer++) {
__syncthreads();
loadWeights<S,R>(weights,Wskip,layer,row);
T_data bias = Bskip[layer*S + row];
namedBarrierSync(2,2*R+S);
GEMM<R,2,BATCH_UNROLL>(weights,h_sh,accum);
for (int b=0; b<BATCH_UNROLL; b++) {
accum[b] += bias;
T_data val = accum[b] + skip_accum_last[b];
skip_accum_last[b] += accum[b];
skip_out_sh[b][row] = val;
if (dumpActivations) skip_out[layer*batch_size*S + (batch_offset+b)*S + row] = val;
}
}
}
template <typename T_weight, typename T_data, int R, int S, int A, int BATCH_UNROLL>
__global__ void nv_wavenet_singleBlock_8R(nv_wavenet_params<T_weight, T_data> params) {
int batch_offset = blockIdx.x * BATCH_UNROLL;
const int pool_size = BATCH_UNROLL*(R + S + 2*A);
__shared__ T_data shared_pool[pool_size];
//__shared__ T_data xt_sh[BATCH_UNROLL][R];
//__shared__ T_data skip_out_sh[BATCH_UNROLL][S];
//__shared__ T_data a_cur_sh[BATCH_UNROLL][2*R];
//__shared__ T_data h_sh[BATCH_UNROLL][R];
T_data (*xt_sh)[R] = (T_data (*)[R])shared_pool;
T_data (*skip_out_sh)[S] = (T_data (*)[S])(shared_pool + BATCH_UNROLL*R);
T_data (*a_cur_sh)[2*R] = (T_data (*)[2*R])(shared_pool + BATCH_UNROLL*(4*R+S));
T_data (*h_sh)[R] = (T_data (*)[R])(shared_pool + BATCH_UNROLL*(6*R+S));
for (int sample = params.init_sample; sample < params.init_sample + params.num_samples_per_chunk; sample++) {
// Embedding
if (threadIdx.x < R) {
int row = threadIdx.x;
int yPrev[BATCH_UNROLL];
int yCur[BATCH_UNROLL];
for (int b=0; b<BATCH_UNROLL; b++) {
yPrev[b] = params.yInPrev[batch_offset+b];
yCur[b] = params.yInCur[batch_offset+b];
T_data val = params.embedPrev[yPrev[b]*R + row] + params.embedCur[yCur[b]*R + row];
if (params.tanhEmbed) val = _tanh(val);
xt_sh[b][row] = val;
T_data* Xt = params.xt + (sample%(params.maxDilation+1))*(params.num_layers+1)*R*params.batch_size;
Xt[(batch_offset+b)*R + row] = val;
}
}
__syncthreads();
// Calculate prev for first sample, remaining samples are pipelined against final layers below
if (threadIdx.x < 4*R && sample == 0) {
int row = threadIdx.x;
nv_wavenet_prev<T_weight, T_data, R, BATCH_UNROLL>(sample, row, params.num_layers, params.maxDilation, batch_offset, params.batch_size, params.Wprev, params.L, params.xt, params.a_prev, params.dumpActivations);
}
__syncthreads();
if (threadIdx.x < 2*R) {
int row = threadIdx.x;
nv_wavenet_cur<T_weight, T_data, R, BATCH_UNROLL>(sample, row, params.num_layers, batch_offset, params.batch_size, params.Wcur, params.B, params.L, xt_sh, a_cur_sh, params.a_prev);
}
else if (threadIdx.x < 3*R) {
int row = threadIdx.x - 2*R;
nv_wavenet_pointwise<T_weight, T_data, R, S, BATCH_UNROLL>(sample, row, params.num_layers, batch_offset, params.batch_size, params.xtmd, xt_sh, a_cur_sh, h_sh, NULL, NULL);
}
else if (threadIdx.x < 4*R) {
int row = threadIdx.x - 3*R;
nv_wavenet_res<T_weight, T_data, R, S, BATCH_UNROLL>(sample, row, params.num_layers, params.maxDilation, batch_offset, params.batch_size, params.Wres, params.Bres, h_sh, xt_sh, params.xt, params.xtOut, params.dumpActivations);
}
else if (threadIdx.x < 4*R+S) {
int row = threadIdx.x - 4*R;
nv_wavenet_singleBlock_skip<T_weight, T_data, R, S, BATCH_UNROLL>(row, params.num_layers, batch_offset, params.batch_size, params.Wskip, params.Bskip, h_sh, skip_out_sh, params.skip_out, params.dumpActivations);
}
else {
for (int layer=0; layer<params.num_layers; layer++) {
__syncthreads();
}
}
__syncthreads();
// We're all done with the shared memory from the loop, reuse
//__shared__ T_data skip_out_final_sh[BATCH_UNROLL][A];
T_data (*skip_out_final_sh)[A] = (T_data (*)[A])(shared_pool + BATCH_UNROLL*(R+S));
const int WV = sizeof(T_weight)/sizeof(T_data);
T_weight weights[R/WV];
T_data accum[BATCH_UNROLL];
int row = threadIdx.x;
const int M = 4*R;
T_data zero = 0.f;
// relu
for (int r = threadIdx.x; r < S; r += blockDim.x) {
for (int b=0; b<BATCH_UNROLL; b++) {
T_data d = skip_out_sh[b][r];
skip_out_sh[b][r] = d < zero ? zero : d;
}
}
__syncthreads();
//__shared__ T_data out_sh[BATCH_UNROLL][A];
T_data (*out_sh)[A] = (T_data (*)[A])(shared_pool + BATCH_UNROLL*(R+S+A));
if (threadIdx.x < M) {
// SkipOut: AxS
for (int tile_m = 0; tile_m < A/M; tile_m++) {
T_data bias = params.BskipOut[tile_m*M+row];
T_data split_accum[BATCH_UNROLL];
for (int b=0; b<BATCH_UNROLL; b++) {
split_accum[b] = 0.f;
}
for (int tile_k = 0; tile_k < S/R; tile_k++) {
loadWeights<M,R>(weights, params.WskipOut + tile_m*M, tile_k, threadIdx.x, A);
T_data activations[BATCH_UNROLL][R];
for (int b=0; b<BATCH_UNROLL; b++) {
for (int i=0; i<R; i++) {
activations[b][i] = skip_out_sh[b][tile_k*R + i];
}
}
GEMM<R,2,BATCH_UNROLL>(weights,activations,accum);
for (int b=0; b<BATCH_UNROLL; b++) {
split_accum[b] += accum[b];
}
}
for (int b=0; b<BATCH_UNROLL; b++) {
int finalLayer = S/R - 1;
split_accum[b] += bias;
skip_out_final_sh[b][tile_m*M + row] = split_accum[b] < zero ? zero : split_accum[b]; // relu
if (params.dumpActivations) params.skipOutFinal[finalLayer*params.batch_size*A + (batch_offset+b)*A + tile_m*M + row] = split_accum[b];
}
}
namedBarrierSync(1,M);
// Out: AxA
for (int tile_m = 0; tile_m < A/M; tile_m++) {
T_data bias = params.Bout[tile_m*M+row];
T_data split_accum[BATCH_UNROLL];
for (int b=0; b<BATCH_UNROLL; b++) {
split_accum[b] = 0.f;
}
for (int tile_k = 0; tile_k < A/R; tile_k++) {
loadWeights<M,R>(weights, params.Wout + tile_m*M, tile_k, threadIdx.x, A);
T_data activations[BATCH_UNROLL][R];
for (int b=0; b<BATCH_UNROLL; b++) {
for (int i=0; i<R; i++) {
activations[b][i] = skip_out_final_sh[b][tile_k*R + i];
}
}
GEMM<R,2,BATCH_UNROLL>(weights,activations,accum);
for (int b=0; b<BATCH_UNROLL; b++) {
split_accum[b] += accum[b];
}
}
for (int b=0; b<BATCH_UNROLL; b++) {
int finalLayer = A/R - 1;
split_accum[b] += bias;
out_sh[b][tile_m*M + row] = split_accum[b];
if (params.dumpActivations) params.out[finalLayer*params.batch_size*A + (batch_offset+b)*A + tile_m*M + row] = split_accum[b];
}
}
namedBarrierSync(1,M);
//__shared__ T_data p_sh[BATCH_UNROLL][A];
T_data (*p_sh)[A] = skip_out_final_sh;
__shared__ int yOut_sh[BATCH_UNROLL];
softmax_select<T_data, M, A,BATCH_UNROLL>(0,BATCH_UNROLL, (T_data*)out_sh, params.dumpActivations ? (T_data*)p_sh : NULL, params.outputSelectors + sample*params.batch_size + batch_offset, yOut_sh, 1, M);
namedBarrierSync(1,M);
for (int u=0; u<BATCH_UNROLL; u++) {
if (params.dumpActivations) {
for (int i=threadIdx.x; i<A; i += M) {
params.p[(batch_offset+u)*A + i] = p_sh[u][i];
}
}
// Now that we're done, prepare for next sample: yInPrev = yInCur, yIn = yOut
if (threadIdx.x == 0) {
params.yOut[(batch_offset+u)*params.num_samples + sample] = yOut_sh[u];
params.yInPrev[batch_offset+u] = params.yInCur[batch_offset+u];
params.yInCur[batch_offset+u] = yOut_sh[u];
}
}
}
else if (threadIdx.x < A+4*R && sample+1<params.num_samples) {
// Precompute prev for next sample
int row = threadIdx.x-M;
nv_wavenet_prev<T_weight, T_data, R, BATCH_UNROLL>(sample+1, row, params.num_layers, params.maxDilation, batch_offset, params.batch_size, params.Wprev, params.L, params.xt, params.a_prev, params.dumpActivations);
}
__syncthreads();
}
}
template <typename T_weight, typename T_data, int R, int S, int A, int BATCH_UNROLL>
struct launch_singleBlock {
bool operator() (nv_wavenet_params<T_weight, T_data> params, cudaStream_t stream) {
dim3 grid(params.batch_size/BATCH_UNROLL);
dim3 block(8*R);
int occ = getOccupancy(0, block.x*block.y*block.z,(void*)nv_wavenet_singleBlock_8R<T_weight, T_data, R, S, A, BATCH_UNROLL>);
assert(occ>0);
nv_wavenet_singleBlock_8R<T_weight, T_data, R, S, A, BATCH_UNROLL><<<grid,block,0,stream>>>(params);
return true;
}
};
template <typename T_weight, typename T_data, int S, int A, int BATCH_UNROLL>
struct launch_singleBlock<T_weight,T_data,128,S,A,BATCH_UNROLL> {
bool operator() (nv_wavenet_params<T_weight, T_data> params, cudaStream_t stream) {
printf("R=128 with single block not supported\n");
return false;
}
};
template <typename T_weight, typename T_data, int S, int A, int BATCH_UNROLL>
struct launch_singleBlock<T_weight,T_data,256,S,A,BATCH_UNROLL> {
bool operator() (nv_wavenet_params<T_weight, T_data> params, cudaStream_t stream) {
printf("R=256 with single block not supported\n");
return false;
}
};