-
Notifications
You must be signed in to change notification settings - Fork 11
Issues: NYU-Processor-Design/nyu-core
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Module: L3 Data Cache
on hold
Items whose development is on hold
#24
opened Mar 23, 2023 by
ShinyMiraidon
Module: ID/EX Latch
connected
Items that have been connected in higher level modules but have not been tested with the entire core
#7
opened Mar 6, 2023 by
ShinyMiraidon
Module: EX/MEM Latch
needs to be connected
Modules that are part of a higher level connection module and need to be interfaced or connected
#8
opened Mar 6, 2023 by
ShinyMiraidon
Module: MEM/WB Latch
needs to be connected
Modules that are part of a higher level connection module and need to be interfaced or connected
#9
opened Mar 6, 2023 by
ShinyMiraidon
Module: General Control Module
needs to be implemented
Module that needs to be implemented
#10
opened Mar 6, 2023 by
ShinyMiraidon
Module: Branch Evaluator
connected
Items that have been connected in higher level modules but have not been tested with the entire core
#11
opened Mar 6, 2023 by
ShinyMiraidon
Module: Pipeline Reset Module
connected
Items that have been connected in higher level modules but have not been tested with the entire core
#13
opened Mar 6, 2023 by
ShinyMiraidon
Module: ALU
connected
Items that have been connected in higher level modules but have not been tested with the entire core
#14
opened Mar 6, 2023 by
ShinyMiraidon
Module: Data Cache Manager
needs to be connected
Modules that are part of a higher level connection module and need to be interfaced or connected
#16
opened Mar 9, 2023 by
ShinyMiraidon
Module: L1 Data Cache
needs to be implemented
Module that needs to be implemented
#17
opened Mar 9, 2023 by
ShinyMiraidon
Module: L2 Data Cache
on hold
Items whose development is on hold
#18
opened Mar 9, 2023 by
ShinyMiraidon
Module: Program Counter
needs to be connected
Modules that are part of a higher level connection module and need to be interfaced or connected
#20
opened Mar 10, 2023 by
ShinyMiraidon
Module: CPU General Purpose Registers
needs to be connected
Modules that are part of a higher level connection module and need to be interfaced or connected
#5
opened Mar 6, 2023 by
ShinyMiraidon
Module: L1 Instruction Cache
needs to be outlined
Module that needs to be outlined
#23
opened Mar 23, 2023 by
ShinyMiraidon
Module: Branch Predictor
connected
Items that have been connected in higher level modules but have not been tested with the entire core
#25
opened Mar 25, 2023 by
ShinyMiraidon
Module: Branch Address Calculator
connected
Items that have been connected in higher level modules but have not been tested with the entire core
#26
opened Mar 25, 2023 by
ShinyMiraidon
Module: Branch Manager
connected
Items that have been connected in higher level modules but have not been tested with the entire core
#27
opened Mar 25, 2023 by
ShinyMiraidon
Module: Instruction Cache Manager
needs to be outlined
Module that needs to be outlined
#39
opened Apr 14, 2023 by
ShinyMiraidon
Connection Module: Top Level
needs to be outlined
Module that needs to be outlined
#64
opened Oct 5, 2023 by
ShinyMiraidon
Interface: Data Cache Manager Control
on hold
Items whose development is on hold
#69
opened Oct 5, 2023 by
ShinyMiraidon
Interface: Branch Manager Input
on hold
Items whose development is on hold
#70
opened Oct 5, 2023 by
ShinyMiraidon
(Docs): Fix Hex Formatting in Module related Docs
enhancement
New feature or request
#168
opened Apr 4, 2024 by
ShinyMiraidon
Previous Next
ProTip!
Add no:assignee to see everything that’s not assigned.