Skip to content

Latest commit

 

History

History
8 lines (6 loc) · 597 Bytes

README.md

File metadata and controls

8 lines (6 loc) · 597 Bytes

FPGA-SoC

Projects and works done on Field Programmable Gate Array and System On Chip hardwares. Software tools such as Xilinx Vivado/ISE/Vitis, Hardwares such as Xilinx Spartan/ZYNQ SoC , Languages such as Verilog/tcl commands/C++/Python are used!

WhatsApp Image 2020-08-11 at 10 31 09 PM XILINX PYNQ-Z2 (ZYNQ7020)

WhatsApp Image 2020-11-05 at 3 10 14 PM Digilent ARTY-S7 (XC7S50)