forked from 9ee1/Capstone.NET
-
Notifications
You must be signed in to change notification settings - Fork 1
/
Copy pathDisassembleMode.cs
116 lines (97 loc) · 3.13 KB
/
DisassembleMode.cs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
using System;
namespace Gee.External.Capstone {
/// <summary>
/// Disassemble Mode.
/// </summary>
[Flags]
public enum DisassembleMode {
/// <summary>
/// Little Endian Disassemble Mode.
/// </summary>
LittleEndian = 0,
/// <summary>
/// 32-Bit ARM Disassemble Mode.
/// </summary>
Arm32 = 0,
/// <summary>
/// 16-Bit Disassemble Mode.
/// </summary>
Bit16 = 1 << 1,
/// <summary>
/// 32-Bit Disassemble Mode.
/// </summary>
Bit32 = 1 << 2,
/// <summary>
/// 64-Bit Disassemble Mode.
/// </summary>
Bit64 = 1 << 3,
/// <summary>
/// ARM Thumb Disassemble Mode.
/// </summary>
ArmThumb = 1 << 4,
/// <summary>
/// ARM Cortex-M Disassemble Mode.
/// </summary>
ArmCortexM = 1 << 5,
/// <summary>
/// ARMv8 Disassemble Mode.
/// </summary>
ArmV8 = 1 << 6,
/// <summary>
/// Micro-MIPS Disassemble Mode.
/// </summary>
MipsMicro = 1 << 4,
/// <summary>
/// MIPS-III Disassemble Mode.
/// </summary>
Mips3 = 1 << 5,
/// <summary>
/// MIPS-32R6 Disassemble Mode.
/// </summary>
Mips32R6 = 1 << 6,
/// <summary>
/// MIPS 64-Bit Wide General Purpose Disassemble Mode.
/// </summary>
MipsGp64 = 1 << 7,
/// <summary>
/// SPARCv9 Disassemble Mode.
/// </summary>
SparcV9 = 1 << 4,
/// <summary>
/// Big Endian Disassemble Mode.
/// </summary>
BigEndian = 1 << 31,
/// <summary>
/// MIPS-32 Disassemble Mode.
/// </summary>
Mips32 = Bit32,
/// <summary>
/// MIPS-64 Disassemble Mode.
/// </summary>
Mips64 = Bit64,
/// <summary>
/// 32-Bit ARM + ARMv8 Disassemble Mode.
/// </summary>
/// <remarks>
/// Represents a disassemble mode consisting of 32-Bit ARM + ARMv8. This enumeration member is not natively
/// defined by the Capstone API and is provided for convenience.
/// </remarks>
Arm32ArmV8 = Arm32 + ArmV8,
/// <summary>
/// ARM Thumb + ARM Cortex-M Disassemble Mode.
/// </summary>
/// <remarks>
/// Represents a disassemble mode consisting of ARM Thumb + ARM Cortex-M. This enumeration member is not
/// natively defined by the Capstone API and is provided for convenience.
/// </remarks>
ArmThumbArmCortexM = ArmThumb + ArmCortexM,
/// <summary>
/// 32-Bit ARM + Big Endian Disassemble Mode.
/// </summary>
/// <remarks>
/// Represents a disassemble mode consisting of 32-Bit ARM + Big Endian. This enumeration member is not
/// natively defined by the Capstone API and is provided for convenience.
/// </remarks>
Arm32BigEndian = Arm32 + BigEndian
}
}