You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
If someone wants to use the AMDC to spin a motor that uses a resolver for position feedback, the AMDC has no built-in support for them.... They would have to generate the excitation signal, then feed the cos and sin signals in to the analog inputs of the AMDC and do the vector tracking themselves. This is non-trivial!
I propose we add native support for this. There are ICs we can put on the board which do all the hard work for us and spit out theta and omega values (e.g., this IC).
On the REV D hardware, the encoder interface connectors are DB9 and almost all pins are used for the ABZ interface. We should change this to a HD15 connector (like all the power stack / GPIO interfaces). Then, we can put half the signals for resolver and half for encoder. The user can pick which one they want to use by wiring up the connector the right way. We'd have to build a driver for the resolver IC in the FPGA, but this is very doable.
The text was updated successfully, but these errors were encountered:
If someone wants to use the AMDC to spin a motor that uses a resolver for position feedback, the AMDC has no built-in support for them.... They would have to generate the excitation signal, then feed the cos and sin signals in to the analog inputs of the AMDC and do the vector tracking themselves. This is non-trivial!
I propose we add native support for this. There are ICs we can put on the board which do all the hard work for us and spit out theta and omega values (e.g., this IC).
On the REV D hardware, the encoder interface connectors are DB9 and almost all pins are used for the ABZ interface. We should change this to a HD15 connector (like all the power stack / GPIO interfaces). Then, we can put half the signals for resolver and half for encoder. The user can pick which one they want to use by wiring up the connector the right way. We'd have to build a driver for the resolver IC in the FPGA, but this is very doable.
The text was updated successfully, but these errors were encountered: