{"payload":{"header_redesign_enabled":false,"results":[{"id":"257405618","archived":false,"color":"#5EC8DB","followers":206,"has_funding_file":false,"hl_name":"UIUC-ChenLab/scalehls","hl_trunc_description":"A scalable High-Level Synthesis framework on MLIR","language":"MLIR","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":257405618,"name":"scalehls","owner_id":29895506,"owner_login":"UIUC-ChenLab","updated_at":"2024-05-15T14:17:41.441Z","has_issues":true}},"sponsorable":false,"topics":["fpga","compiler","hls","llvm","mlir"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":70,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AUIUC-ChenLab%252Fscalehls%2B%2Blanguage%253AMLIR","metadata":null,"csrf_tokens":{"/UIUC-ChenLab/scalehls/star":{"post":"Z45-K1Cs7yqh0XUwO3PlcWQotVl29FB9cdm9jnPSr5b5MFch4vYSHXUxykCNp_mguG7M-CLZM3-oi6p3N89c0Q"},"/UIUC-ChenLab/scalehls/unstar":{"post":"ABgPWKd5pnEjUKS0WJjbSNUwY6w313lAal0twxbXdIPvYGjtoILKRFlgfvX8dvgk5pbAWL7jYCcOxajaAcgQbQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"QclJkB31Fhu6_jUoB_ozTfkJnWhT2Bs07G6RN-QDA_dq48i9kJyI5CyrCwrZAjtttRTDnrMKiJelbraeZ5_nMw"}}},"title":"Repository search results"}