Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Please switch off -O2 , or provide user-definable arglist (with -O0 to choose from.) #1

Open
DarkSharpness opened this issue Dec 15, 2023 · 0 comments

Comments

@DarkSharpness
Copy link

Link here
The issue is that modern compilers are sometimes too smart! It will be harder for us to use mistakes in our poor-organized Verilog code , since in -O2 , gcc may perform aggressive inlining and other optimizations to the code, which make it harder to debug!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant