Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Implementation of the TL and DL functions of the PCIE protocol #51

Open
KavinGarnet opened this issue May 12, 2024 · 1 comment
Open

Comments

@KavinGarnet
Copy link

Hi Alex,
Is there RTL code in this project that implements the functionality of the Transaction Layer (TL) and Data Link Layer (DL) of the PCIe protocol??
thank you very much,
KavinGarnet

@alexforencich
Copy link
Owner

Not currently; most FPGAs have hard logic that implements this, so there has not been a need to reinvent the wheel.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants