forked from aws/aws-fpga
-
Notifications
You must be signed in to change notification settings - Fork 0
/
fpga_mgmt.c
667 lines (542 loc) · 20.3 KB
/
fpga_mgmt.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
/*
* Copyright 2015-2017 Amazon.com, Inc. or its affiliates. All Rights Reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License"). You may
* not use this file except in compliance with the License. A copy of the
* License is located at
*
* http://aws.amazon.com/apache2.0/
*
* or in the "license" file accompanying this file. This file is distributed
* on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either
* express or implied. See the License for the specific language governing
* permissions and limitations under the License.
*/
#include <string.h>
#include <errno.h>
#include <fpga_mgmt.h>
#include <afi_cmd_api.h>
#include <fpga_hal_mbox.h>
#include <utils/lcd.h>
#include "fpga_mgmt_internal.h"
/** Synchronous API (load/clear) default timeout and delay msecs */
#define FPGA_MGMT_SYNC_TIMEOUT 30000
#define FPGA_MGMT_SYNC_DELAY_MSEC 2
struct fgpa_mgmt_state_s fpga_mgmt_state = {
.timeout = FPGA_MGMT_TIMEOUT_DFLT,
.delay_msec = FPGA_MGMT_DELAY_MSEC_DFLT,
};
int fpga_mgmt_init(void)
{
for (unsigned int i = 0; i < sizeof_array(fpga_mgmt_state.slots); ++i) {
fpga_mgmt_state.slots[i].handle = PCI_BAR_HANDLE_INIT;
}
fpga_mgmt_state.initialized = true;
return fpga_pci_init();
}
int fpga_mgmt_close(void)
{
if (!fpga_mgmt_state.initialized) {
return FPGA_ERR_OK;
}
fpga_mgmt_state.initialized = false;
for (unsigned int i = 0; i < sizeof_array(fpga_mgmt_state.slots); ++i) {
if (fpga_mgmt_state.slots[i].handle != PCI_BAR_HANDLE_INIT) {
fpga_mgmt_mbox_detach(i);
}
}
return FPGA_ERR_OK;
}
void fpga_mgmt_set_cmd_timeout(uint32_t value)
{
fpga_mgmt_state.timeout = value;
}
void fpga_mgmt_set_cmd_delay_msec(uint32_t value)
{
fpga_mgmt_state.delay_msec = value;
}
static
int fpga_mgmt_get_sh_version(int slot_id, uint32_t *sh_version)
{
pci_bar_handle_t handle = PCI_BAR_HANDLE_INIT;
int ret = -EINVAL;
fail_on(!sh_version, err, "sh_version is NULL");
fail_slot_id(slot_id, err, ret);
ret = fpga_mgmt_mbox_attach(slot_id);
fail_on(ret, err, "fpga_mgmt_mbox_attach failed");
handle = fpga_mgmt_state.slots[slot_id].handle;
struct fpga_hal_mbox_versions ver;
ret = fpga_hal_mbox_get_versions(handle, &ver);
fail_on(ret, err, "fpga_hal_mbox_get_versions failed");
*sh_version = ver.sh_version;
err:
return ret;
}
static int fpga_mgmt_describe_cmd(int slot_id,
struct fpga_mgmt_image_info *info, uint32_t flags)
{
int ret;
uint32_t len;
union afi_cmd cmd;
union afi_cmd rsp;
fail_slot_id(slot_id, out, ret);
if (!info) {
return -EINVAL;
}
memset(&cmd, 0, sizeof(union afi_cmd));
memset(&rsp, 0, sizeof(union afi_cmd));
/* initialize the command structure */
fpga_mgmt_cmd_init_metrics(&cmd, &len, flags);
/* send the command and wait for the response */
ret = fpga_mgmt_process_cmd(slot_id, &cmd, &rsp, &len);
fail_on(ret, out, "fpga_mgmt_process_cmd failed");
/* extract the relevant data from the response */
struct afi_cmd_metrics_rsp *metrics;
ret = fpga_mgmt_cmd_handle_metrics(&rsp, len, &metrics);
fail_on(ret, out, "fpga_mgmt_cmd_handle_metrics failed");
/* translate the response structure to the API structure */
info->status = metrics->status;
info->status_q = metrics->status_q;
info->slot_id = slot_id;
char *afi_id = (!metrics->ids.afi_id[0]) ? "none" : metrics->ids.afi_id;
info->ids = metrics->ids;
strncpy(info->ids.afi_id, afi_id, sizeof(info->ids.afi_id));
uint32_t sh_version;
ret = fpga_mgmt_get_sh_version(slot_id, &sh_version);
fail_on(ret, out, "fpga_mgmt_get_sh_version failed");
info->sh_version = sh_version;
/* copy the metrics into the out param */
info->metrics = metrics->fmc;
out:
return ret;
}
int fpga_mgmt_describe_local_image(int slot_id,
struct fpga_mgmt_image_info *info, uint32_t flags)
{
int ret;
fail_on_with_code(!fpga_mgmt_state.initialized, out, ret,
FPGA_ERR_SOFTWARE_PROBLEM,
"fpga_mgmt_init must be called before the library can be used");
ret = fpga_mgmt_describe_cmd(slot_id, info, flags);
fail_on(ret, out, "fpga_mgmt_describe_cmd");
ret = fpga_pci_get_slot_spec(slot_id, &info->spec);
fail_on(ret, out, "fpga_pci_get_slot_spec failed");
out:
return ret;
}
int fpga_mgmt_get_status(int slot_id, int *status, int *status_q)
{
int ret;
struct fpga_mgmt_image_info info;
fail_on_with_code(!fpga_mgmt_state.initialized, out, ret,
FPGA_ERR_SOFTWARE_PROBLEM,
"fpga_mgmt_init must be called before the library can be used");
fail_slot_id(slot_id, out, ret);
if (!status) {
return -EINVAL;
}
memset(&info, 0, sizeof(struct fpga_mgmt_image_info));
ret = fpga_mgmt_describe_local_image(slot_id, &info, 0);
fail_on(ret, out, "fpga_mgmt_describe_local_image failed");
*status = info.status;
*status_q = info.status_q;
out:
return ret;
}
const char *fpga_mgmt_get_status_name(int status)
{
return FPGA_STATUS2STR(status);
}
const char *fpga_mgmt_strerror(int err)
{
if (err < 0) {
return strerror(-err);
}
return FPGA_ERR2STR(err);
}
static const char * long_help_FPGA_ERR_AFI_CMD_BUSY =
"The FPGA is busy with an operation such as a load or a clear.\n";
static const char * long_help_FPGA_ERR_AFI_ID_INVALID =
"The agfi id passed is invalid or you do not have permission to load\n"
"the AFI.\n";
static const char * long_help_FPGA_ERR_AFI_CMD_API_VERSION_INVALID =
"The FPGA images tools are outdated. Newer tools are available at\n"
"https://github.com/aws/aws-fpga\n";
static const char * long_help_FPGA_ERR_CL_ID_MISMATCH =
"The vendor and device ID presented by the CL did not match expected\n"
"values provided at ingestion time.\n";
static const char * long_help_FPGA_ERR_CL_DDR_CALIB_FAILED =
"The DDR controllers in the CL did not correctly calibrate DDR.\n";
static const char * long_help_FPGA_ERR_SHELL_MISMATCH =
"The requested AFI relies on a shell which is not supported on this\n"
"instance type.\n";
static const char * long_help_FPGA_ERR_POWER_VIOLATION =
"The loaded CL exceeded maximum allowed power consumption and was\n"
"automatically disabled. To clear this condition, simply reload the AFI.\n";
static const char * long_help_FPGA_ERR_PCI_MISSING =
"Unable to locate a PCI device or resource for communicating with the\n"
"FPGA API. This can happen if the FPGA has stopped behaving correctly\n"
"and the instance will need to be stopped and restarted. This can also\n"
"happen if the tools are run on a system with no AWS FPGA attached.\n";
static const char * long_help_ETIMEDOUT =
"A time out error is usually spurious and the request can be retried. If\n"
"it continues to fail, the FPGA may be inaccessible or the the FPGA API\n"
"may be unresponsive.\n";
static const char * long_help_FPGA_ERR_AFI_CMD_MALFORMED =
"A malformed response from the FPGA API can indicate that the FPGA has\n"
"stopped behaving correctly and the instance will need to be stopped and\n"
"and restarted. If this continues to happen (after an instance restart),\n"
"this may be an indication that your AFI is exceeding allowed power\n"
"consumption limits.\n";
static const char * long_help_FPGA_ERR_SOFTWARE_PROBLEM =
"This usually indicates a bug in the fpga image tools, but can also be a\n"
"symptom of a bug in the code which is using the library in cases where\n"
"the customer is using the library directly.\n";
static const char * long_help_FPGA_ERR_UNRESPONSIVE =
"The FPGA or PCI subsytem is not responding. This can happen if the FPGA\n"
"stopped behaving correctly and the instance will need to be stopped and\n"
"restarted.\n";
const char *fpga_mgmt_strerror_long(int err)
{
switch (err) {
default:
case FPGA_ERR_FAIL:
case FPGA_ERR_OK:
return NULL;
case FPGA_ERR_AFI_CMD_BUSY:
return long_help_FPGA_ERR_AFI_CMD_BUSY;
case FPGA_ERR_AFI_ID_INVALID:
return long_help_FPGA_ERR_AFI_ID_INVALID;
case FPGA_ERR_AFI_CMD_API_VERSION_INVALID:
return long_help_FPGA_ERR_AFI_CMD_API_VERSION_INVALID;
case FPGA_ERR_CL_ID_MISMATCH:
return long_help_FPGA_ERR_CL_ID_MISMATCH;
case FPGA_ERR_CL_DDR_CALIB_FAILED:
return long_help_FPGA_ERR_CL_DDR_CALIB_FAILED;
case FPGA_ERR_SHELL_MISMATCH:
return long_help_FPGA_ERR_SHELL_MISMATCH;
case FPGA_ERR_POWER_VIOLATION:
return long_help_FPGA_ERR_POWER_VIOLATION;
case FPGA_ERR_PCI_MISSING:
return long_help_FPGA_ERR_PCI_MISSING;
case FPGA_ERR_AFI_CMD_MALFORMED:
return long_help_FPGA_ERR_AFI_CMD_MALFORMED;
case -EINVAL:
case FPGA_ERR_SOFTWARE_PROBLEM:
return long_help_FPGA_ERR_SOFTWARE_PROBLEM;
case FPGA_ERR_UNRESPONSIVE:
return long_help_FPGA_ERR_UNRESPONSIVE;
case -ETIMEDOUT:
return long_help_ETIMEDOUT;
}
}
int fpga_mgmt_clear_local_image(int slot_id)
{
int ret;
uint32_t len;
union afi_cmd cmd;
union afi_cmd rsp;
fail_on_with_code(!fpga_mgmt_state.initialized, out, ret,
FPGA_ERR_SOFTWARE_PROBLEM,
"fpga_mgmt_init must be called before the library can be used");
fail_slot_id(slot_id, out, ret);
memset(&cmd, 0, sizeof(union afi_cmd));
memset(&rsp, 0, sizeof(union afi_cmd));
/* initialize the command structure */
fpga_mgmt_cmd_init_clear(&cmd, &len);
/* send the command and wait for the response */
ret = fpga_mgmt_process_cmd(slot_id, &cmd, &rsp, &len);
fail_on(ret, out, "fpga_mgmt_process_cmd failed");
/* the clear command does not have an interesting response payload */
out:
return ret;
}
int fpga_mgmt_clear_local_image_sync(int slot_id,
uint32_t timeout, uint32_t delay_msec,
struct fpga_mgmt_image_info *info)
{
struct fpga_mgmt_image_info tmp_info;
struct fpga_pci_resource_map app_map;
uint32_t prev_sh_version = 0;
uint32_t sh_version = 0;
uint32_t retries = 0;
bool done = false;
int status;
int ret;
fail_on_with_code(!fpga_mgmt_state.initialized, out, ret,
FPGA_ERR_SOFTWARE_PROBLEM,
"fpga_mgmt_init must be called before the library can be used");
/** Allow timeout adjustments that are greater than the defaults */
uint32_t timeout_tmp = (timeout > FPGA_MGMT_SYNC_TIMEOUT) ?
timeout : FPGA_MGMT_SYNC_TIMEOUT;
uint32_t delay_msec_tmp = (delay_msec > FPGA_MGMT_SYNC_DELAY_MSEC) ?
delay_msec : FPGA_MGMT_SYNC_DELAY_MSEC;
fail_on_with_code(slot_id >= FPGA_SLOT_MAX, out, ret, -EINVAL, "invalid slot");
memset(&tmp_info, 0, sizeof(tmp_info));
/**
* Get the current SH version and PCI resource map for the app_pf
* that will be used after the clear has completed.
*/
ret = fpga_mgmt_get_sh_version(slot_id, &prev_sh_version);
fail_on(ret != 0, out, "fpga_mgmt_get_sh_version failed");
ret = fpga_pci_get_resource_map(slot_id, FPGA_APP_PF, &app_map);
fail_on(ret != 0, out, "fpga_pci_get_resource_map failed");
/** Clear the FPGA image (async completion) */
ret = fpga_mgmt_clear_local_image(slot_id);
fail_on(ret, out, "fpga_mgmt_clear_local_image failed");
/** Wait until the status is "cleared" or timeout */
while (!done) {
ret = fpga_mgmt_describe_cmd(slot_id, &tmp_info, 0); /** flags==0 */
status = (ret == 0) ? tmp_info.status : FPGA_STATUS_END;
if (status == FPGA_STATUS_CLEARED) {
done = true;
} else if (status == FPGA_STATUS_BUSY) {
fail_on(ret = (retries >= timeout_tmp) ? -ETIMEDOUT : 0, out,
"fpga_mgmt_describe_local_image timed out, status=%s(%d), retries=%u",
FPGA_STATUS2STR(status), status, retries);
retries++;
msleep(delay_msec_tmp);
} else {
/**
* Catch error status cases here.
* -the caller can then display the error status and cause upon return.
*/
ret = tmp_info.status_q;
goto out;
}
}
/**
* Do not perform a remove/rescan of the APP PF if the SH version and PCI IDs
* have not changed.
*/
struct afi_device_ids *afi_device_ids = &tmp_info.ids.afi_device_ids;
ret = fpga_mgmt_get_sh_version(slot_id, &sh_version);
fail_on(ret != 0, out, "fpga_mgmt_get_sh_version failed");
if ((sh_version != prev_sh_version) ||
!((afi_device_ids->vendor_id == app_map.vendor_id) &&
(afi_device_ids->device_id == app_map.device_id) &&
(afi_device_ids->svid == app_map.subsystem_vendor_id) &&
(afi_device_ids->ssid == app_map.subsystem_device_id))) {
/**
* Perform a PCI device remove and recan in order to expose the default AFI
* Vendor and Device Id.
*/
log_info("remove+rescan required, sh_version=0x%08x, prev_sh_version=0x%08x, "
"expected_ids={0x%04x, 0x%04x, 0x%04x, 0x%04x}, "
"sysfs_ids={0x%04x, 0x%04x, 0x%04x, 0x%04x}",
sh_version, prev_sh_version,
afi_device_ids->vendor_id, afi_device_ids->device_id,
afi_device_ids->svid, afi_device_ids->ssid,
app_map.vendor_id, app_map.device_id,
app_map.subsystem_vendor_id, app_map.subsystem_device_id);
ret = fpga_pci_rescan_slot_app_pfs(slot_id);
fail_on(ret, out, "fpga_pci_rescan_slot_app_pfs failed");
}
/* now fill in the slot spec information after the rescan */
ret = fpga_pci_get_slot_spec(slot_id, &tmp_info.spec);
fail_on(ret, out, "fpga_pci_get_slot_spec failed");
if (info) {
*info = tmp_info;
}
out:
return ret;
}
int fpga_mgmt_load_local_image(int slot_id, char *afi_id)
{
return fpga_mgmt_load_local_image_flags(slot_id, afi_id, 0);
}
int fpga_mgmt_init_load_local_image_options(union fpga_mgmt_load_local_image_options *opt){
memset(opt, 0, sizeof(union fpga_mgmt_load_local_image_options));
return 0;
}
int fpga_mgmt_load_local_image_flags(int slot_id, char *afi_id, uint32_t flags)
{
union fpga_mgmt_load_local_image_options opt;
fpga_mgmt_init_load_local_image_options(&opt);
opt.slot_id = slot_id;
opt.afi_id = afi_id;
opt.flags = flags;
return fpga_mgmt_load_local_image_with_options(&opt);
}
int fpga_mgmt_load_local_image_with_options(union fpga_mgmt_load_local_image_options *opt){
int ret;
uint32_t len;
union afi_cmd cmd;
union afi_cmd rsp;
fail_on_with_code(!fpga_mgmt_state.initialized, out, ret,
FPGA_ERR_SOFTWARE_PROBLEM,
"fpga_mgmt_init must be called before the library can be used");
fail_slot_id(opt->slot_id, out, ret);
memset(&cmd, 0, sizeof(union afi_cmd));
memset(&rsp, 0, sizeof(union afi_cmd));
/* mask off any unsupported flags */
opt->flags &= FPGA_CMD_ALL_FLAGS;
/* initialize the command structure */
fpga_mgmt_cmd_init_load(&cmd, &len, opt);
/* send the command and wait for the response */
ret = fpga_mgmt_process_cmd(opt->slot_id, &cmd, &rsp, &len);
fail_on(ret, out, "fpga_mgmt_process_cmd failed");
/* the load command does not have an interesting response payload */
out:
return ret;
}
int fpga_mgmt_load_local_image_sync(int slot_id, char *afi_id,
uint32_t timeout, uint32_t delay_msec,
struct fpga_mgmt_image_info *info)
{
return fpga_mgmt_load_local_image_sync_flags(slot_id, afi_id, 0,
timeout, delay_msec, info);
}
int fpga_mgmt_load_local_image_sync_flags(int slot_id, char *afi_id, uint32_t flags,
uint32_t timeout, uint32_t delay_msec,
struct fpga_mgmt_image_info *info)
{
union fpga_mgmt_load_local_image_options opt;
fpga_mgmt_init_load_local_image_options(&opt);
opt.slot_id = slot_id;
opt.afi_id = afi_id;
opt.flags = flags;
return fpga_mgmt_load_local_image_sync_with_options(&opt, timeout, delay_msec, info);
}
int fpga_mgmt_load_local_image_sync_with_options(union fpga_mgmt_load_local_image_options *opt,
uint32_t timeout, uint32_t delay_msec,
struct fpga_mgmt_image_info *info)
{
struct fpga_mgmt_image_info tmp_info;
struct fpga_pci_resource_map app_map;
uint32_t prev_sh_version = 0;
uint32_t sh_version = 0;
uint32_t retries = 0;
bool done = false;
int status;
int ret;
fail_on_with_code(!fpga_mgmt_state.initialized, out, ret,
FPGA_ERR_SOFTWARE_PROBLEM,
"fpga_mgmt_init must be called before the library can be used");
/** Allow timeout adjustments that are greater than the defaults */
uint32_t timeout_tmp = (timeout > FPGA_MGMT_SYNC_TIMEOUT) ?
timeout : FPGA_MGMT_SYNC_TIMEOUT;
uint32_t delay_msec_tmp = (delay_msec > FPGA_MGMT_SYNC_DELAY_MSEC) ?
delay_msec : FPGA_MGMT_SYNC_DELAY_MSEC;
fail_on_with_code(opt->slot_id >= FPGA_SLOT_MAX, out, ret, -EINVAL, "invalid slot");
memset(&tmp_info, 0, sizeof(tmp_info));
/**
* Get the current SH version and PCI resource map for the app_pf
* that will be used after the load has completed.
*/
ret = fpga_mgmt_get_sh_version(opt->slot_id, &prev_sh_version);
fail_on(ret != 0, out, "fpga_mgmt_get_sh_version failed");
ret = fpga_pci_get_resource_map(opt->slot_id, FPGA_APP_PF, &app_map);
fail_on(ret != 0, out, "fpga_pci_get_resource_map failed");
/** Load the FPGA image (async completion) */
ret = fpga_mgmt_load_local_image_with_options(opt);
fail_on(ret, out, "fpga_mgmt_load_local_image failed");
/** Wait until the status is "loaded" or timeout */
while (!done) {
ret = fpga_mgmt_describe_cmd(opt->slot_id, &tmp_info, 0); /** flags==0 */
status = (ret == 0) ? tmp_info.status : FPGA_STATUS_END;
if (status == FPGA_STATUS_LOADED) {
/** Sanity check the afi_id */
ret = (strncmp(opt->afi_id, tmp_info.ids.afi_id, sizeof(tmp_info.ids.afi_id))) ?
FPGA_ERR_FAIL : 0;
fail_on(ret, out, "AFI ID mismatch: requested afi_id=%s, loaded afi_id=%s",
opt->afi_id, tmp_info.ids.afi_id);
done = true;
} else if (status == FPGA_STATUS_BUSY) {
fail_on(ret = (retries >= timeout_tmp) ? -ETIMEDOUT : 0, out,
"fpga_mgmt_describe_local_image timed out, status=%s(%d), retries=%u",
FPGA_STATUS2STR(status), status, retries);
retries++;
msleep(delay_msec_tmp);
} else {
/**
* Catch error status cases here.
* -the caller can then display the error status and cause upon return.
*/
ret = tmp_info.status_q;
goto out;
}
}
/**
* Do not perform a remove/rescan of the APP PF if the SH version and PCI IDs
* have not changed.
*/
struct afi_device_ids *afi_device_ids = &tmp_info.ids.afi_device_ids;
ret = fpga_mgmt_get_sh_version(opt->slot_id, &sh_version);
fail_on(ret != 0, out, "fpga_mgmt_get_sh_version failed");
if ((sh_version != prev_sh_version) ||
!((afi_device_ids->vendor_id == app_map.vendor_id) &&
(afi_device_ids->device_id == app_map.device_id) &&
(afi_device_ids->svid == app_map.subsystem_vendor_id) &&
(afi_device_ids->ssid == app_map.subsystem_device_id))) {
/**
* Perform a PCI device remove and recan in order to expose the unique AFI
* Vendor and Device Id.
*/
log_info("remove+rescan required, sh_version=0x%08x, prev_sh_version=0x%08x, "
"expected_ids={0x%04x, 0x%04x, 0x%04x, 0x%04x}, "
"sysfs_ids={0x%04x, 0x%04x, 0x%04x, 0x%04x}",
sh_version, prev_sh_version,
afi_device_ids->vendor_id, afi_device_ids->device_id,
afi_device_ids->svid, afi_device_ids->ssid,
app_map.vendor_id, app_map.device_id,
app_map.subsystem_vendor_id, app_map.subsystem_device_id);
ret = fpga_pci_rescan_slot_app_pfs(opt->slot_id);
fail_on(ret, out, "fpga_pci_rescan_slot_app_pfs failed");
}
/* now fill in the slot spec information after the rescan */
ret = fpga_pci_get_slot_spec(opt->slot_id, &tmp_info.spec);
fail_on(ret, out, "fpga_pci_get_slot_spec failed");
if (info) {
*info = tmp_info;
}
out:
return ret;
}
int fpga_mgmt_get_vLED_status(int slot_id, uint16_t *status)
{
pci_bar_handle_t led_pci_bar;
uint32_t read_data;
int ret;
ret = fpga_pci_attach(slot_id, FPGA_MGMT_PF, MGMT_PF_BAR0, 0, &led_pci_bar);
fail_on(ret, out, "fpga_pci_attach failed");
ret = fpga_pci_peek(led_pci_bar, F1_VIRTUAL_LED_REG_OFFSET, &read_data);
fail_on(ret, out, "fpga_pci_peek failed");
/* All this code assumes little endian, it would need rework for supporting non x86/arm platforms */
*status = (uint16_t)(read_data & 0x0000FFFF);
ret = fpga_pci_detach(led_pci_bar);
fail_on(ret, out, "fpga_pci_detach failed");
out:
return ret;
}
int fpga_mgmt_set_vDIP(int slot_id, uint16_t value)
{
pci_bar_handle_t dip_pci_bar;
uint32_t write_data;
int ret;
ret = fpga_pci_attach(slot_id, FPGA_MGMT_PF, MGMT_PF_BAR0, 0, &dip_pci_bar);
fail_on(ret, out, "fpga_pci_attach failed");
write_data = (uint32_t) value;
ret = fpga_pci_poke(dip_pci_bar, F1_VIRTUAL_DIP_REG_OFFSET, write_data);
fail_on(ret, out, "fpga_pci_poke failed");
ret = fpga_pci_detach(dip_pci_bar);
fail_on(ret, out, "fpga_pci_detach failed");
out:
return ret;
}
int fpga_mgmt_get_vDIP_status(int slot_id, uint16_t *value)
{
pci_bar_handle_t dip_pci_bar;
uint32_t read_data;
int ret;
ret = fpga_pci_attach(slot_id, FPGA_MGMT_PF, MGMT_PF_BAR0, 0, &dip_pci_bar);
fail_on(ret, out, "fpga_pci_attach failed");
ret = fpga_pci_peek(dip_pci_bar, F1_VIRTUAL_DIP_REG_OFFSET, &read_data);
fail_on(ret, out, "fpga_pci_peek failed");
/* All this code assumes little endian, it would need rework for supporting non x86/arm platforms */
*value = (uint16_t)read_data;
ret = fpga_pci_detach(dip_pci_bar);
fail_on(ret, out, "fpga_pci_detach failed");
out:
return ret;
}