{"payload":{"header_redesign_enabled":false,"results":[{"id":"125946692","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"arutema47/mips_cpudesign","hl_trunc_description":"designing a mips-like processor in verilog","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":125946692,"name":"mips_cpudesign","owner_id":25993304,"owner_login":"arutema47","updated_at":"2019-07-07T02:41:25.493Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":83,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aarutema47%252Fmips_cpudesign%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/arutema47/mips_cpudesign/star":{"post":"8p43cfq-ogM1oTvt0JRk6SC9rP1X7vse6bG6CQi9B6OM0LQNVG_sdeUqgqiPblxn8d6dLK-iOtzUXIP-X8gZEg"},"/arutema47/mips_cpudesign/unstar":{"post":"RLcKDLkT2EvAq7kEJrwiKox-ayKwz_CWZhJrFUE8Lxx8E6S00w0q0YHh0feoEF20x0Ca6An4Wa1Vgb4aQvpgIw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Q3YvoN_WXbGapHWfHfgjym4ReKDh1oIXq8dWBvX9yo3BuUR1Pp6vplAE2gcvAH7a1y68s1pmCX2KxoSGYWG07Q"}}},"title":"Repository search results"}