Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Re-write PJ model as FPGA friendly #367

Open
gallenaxel opened this issue Mar 7, 2024 · 0 comments
Open

Re-write PJ model as FPGA friendly #367

gallenaxel opened this issue Mar 7, 2024 · 0 comments
Assignees
@gallenaxel

Comments

@gallenaxel
Copy link
Contributor

No description provided.

@gallenaxel gallenaxel converted this from a draft issue Mar 7, 2024
@gallenaxel gallenaxel self-assigned this Mar 7, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@gallenaxel gallenaxel

Labels
None yet
Projects
Baler Development
Status: ▶ In Progress
Milestone
No milestone
Development

When branches are created from issues, their pull requests are automatically linked.

refs/heads/367-re-write-pj-model-as-fpga-friendly baler-collaboration/baler
1 participant
@gallenaxel