forked from dawsonjon/Chips-2.0
-
Notifications
You must be signed in to change notification settings - Fork 1
/
setup.py
executable file
·62 lines (59 loc) · 1.79 KB
/
setup.py
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
#!/usr/bin/env python3
from setuptools import setup, Extension
long_description = open("README.rst").read()
setup(name="Chips-python",
version="2.2.3",
description="Design hardware with Python",
long_description=long_description,
author="Jon Dawson",
author_email="[email protected]",
url="http://benfre.github.io/Chips/",
download_url="http://github.com/benfre/Chips",
keywords=["Verilog", "FPGA", "C", "HDL", "Synthesis", "VHDL"],
install_requires=["numpy"],
ext_modules = [
Extension("_chips_c", ["chips_c/chips_c.c", "chips_c/chips_c_wrap.c"])
],
py_modules = [
"chips_c"
],
classifiers = [
"Programming Language :: Python",
"License :: OSI Approved :: MIT License",
"Operating System :: OS Independent",
"Intended Audience :: Science/Research",
"Intended Audience :: Developers",
"Development Status :: 3 - Alpha",
"Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)",
"Topic :: Software Development :: Embedded Systems",
"Topic :: Software Development :: Code Generators",
],
packages=[
"chips",
"chips.chipsweb",
"chips.compiler",
"chips.api",
"chips.components",
"chips.utils"
],
package_data = {
"chips.compiler":[
"builtins.h",
"include/*.h",
],
"chips.utils":[
"icons/*.png",
],
"chips.chipsweb":[
"templates/*.html",
"static/*",
],
"chips.components":[
"verilog/*.v",
]
},
scripts=[
"c2verilog",
"csim"
]
)