Skip to content

Issues: bespoke-silicon-group/basejump_stl

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
101 Open 86 Closed
101 Open 86 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

RFC: Wrap $display statements in a DEBUG macro? enhancement New feature or request
#115 opened Jul 25, 2019 by drichmond
@dpetrisko @taylor-bsg @tommydcjung
13
Add documentation of the BaseJump STL APIs
#42 opened May 18, 2019 by taylor-bsg
2
Should use bsg_cadenv to set up tests
#45 opened May 19, 2019 by dpetrisko
2
[bsg_fpu] bsg_fpu_cmp make pipeline_p parameter
#53 opened May 23, 2019 by tommydcjung
3
remove redundant module
#56 opened May 26, 2019 by taylor-bsg
Trace-replay assembler enhancement New feature or request
#73 opened Jun 9, 2019 by dpetrisko
3
More Documents is needed
#84 opened Jun 13, 2019 by WenhMa
2
bsg_fifo_multiplexed enhancement New feature or request
#88 opened Jun 15, 2019 by taylor-bsg
3
40->14 porting issue
#91 opened Jun 17, 2019 by taylor-bsg
@stdavids
[LATER] Use hardened synchronizer flops in bsg_rp_clk_gen_atomic_delay_tuner enhancement New feature or request
#103 opened Jun 27, 2019 by taylor-bsg
unlikely but important async fifo gotcha
#105 opened Jul 12, 2019 by taylor-bsg
1
Unnamed generate blocks clarity Code readability or documentation issues
#109 opened Jul 23, 2019 by dpetrisko
[QUALITY] PPA regression
#5 opened Apr 5, 2019 by black-parrot
10
System task causes a warning in Vivado
#113 opened Jul 25, 2019 by drichmond
3
Fix issues in comments of PR #111
#120 opened Jul 29, 2019 by stdavids
@stdavids
2
efficiency bsg_parallel_in_serial_out_dynamic enhancement New feature or request
#128 opened Aug 9, 2019 by taylor-bsg
counter can not overflow in bsg_counter_overflow_en
#129 opened Aug 14, 2019 by leonardxiang
@stdavids
3
improvements to bsg_fifo_1r1w_pseudo_large
#130 opened Aug 15, 2019 by taylor-bsg
Improvement to bsg_mesh_stitch enhancement New feature or request
#135 opened Aug 22, 2019 by dpetrisko
Request for structs as NOC links' data field enhancement New feature or request
#148 opened Sep 7, 2019 by vb000
4
bsg_clk_gen's testbench
#152 opened Sep 13, 2019 by duyhieubui
@stdavids
16
Compare FP operators in PPA to Berkeley hardfloat (in Verilog)
#157 opened Sep 19, 2019 by taylor-bsg
2
Wormhole forwarding module enhancement New feature or request
#158 opened Sep 23, 2019 by dpetrisko
@gaozihou @taylor-bsg
1
[bsg_circular_ptr] "_i" suffix missing for clock port style
#159 opened Sep 27, 2019 by tommydcjung
Erroneous counter reset? bug Something isn't working
#714 opened Jan 6, 2025 by dpetrisko
@dpetrisko @gaozihou
3
ProTip! Find all open issues with in progress development work with linked:pr.