-
Notifications
You must be signed in to change notification settings - Fork 0
/
cpu_axi_interface.v
424 lines (392 loc) · 10.4 KB
/
cpu_axi_interface.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
module cpu_axi_interface(
input clk ,
input resetn ,
// inst sram like interface
// master: cpu, slave: interface
input inst_sram_req ,
input inst_sram_wr ,
input [ 1:0] inst_sram_size ,
input [ 3:0] inst_sram_wstrb ,
input [31:0] inst_sram_addr ,
input [31:0] inst_sram_wdata ,
output reg [31:0] inst_sram_rdata ,
output reg inst_sram_addr_ok,
output reg inst_sram_data_ok,
// data sram like interface
// master: cpu, slave: interface
input data_sram_req ,
input data_sram_wr ,
input [ 1:0] data_sram_size ,
input [ 3:0] data_sram_wstrb ,
input [31:0] data_sram_addr ,
input [31:0] data_sram_wdata ,
output reg [31:0] data_sram_rdata ,
output reg data_sram_addr_ok,
output reg data_sram_data_ok,
// axi interface
// master: interface, slave: axi
// ar: acquire reading channels
output reg [ 3:0] arid ,
output reg [31:0] araddr ,
output [ 7:0] arlen ,
output reg [ 2:0] arsize ,
output [ 1:0] arburst,
output [ 1:0] arlock ,
output [ 3:0] arcache,
output [ 2:0] arprot ,
output reg arvalid,
input arready,
// r: reading response channels
input [ 3:0] rid ,
input [31:0] rdata ,
input [ 1:0] rresp ,
input rlast ,
input rvalid ,
output reg rready ,
// aw: acquire writing channels
output [ 3:0] awid ,
output reg [31:0] awaddr ,
output [ 7:0] awlen ,
output reg [ 2:0] awsize ,
output [ 1:0] awburst,
output [ 1:0] awlock ,
output [ 3:0] awcache,
output [ 2:0] awprot ,
output reg awvalid,
input awready,
// w: write data channels
output [ 3:0] wid ,
output reg [31:0] wdata ,
output reg [ 3:0] wstrb ,
output wlast ,
output reg wvalid ,
input wready ,
// b: writing response channels
input [ 3:0] bid ,
input [ 1:0] bresp ,
input bvalid ,
output reg bready
);
//////////////////////////
//// ar ////
//////////////////////////
`define AR_STATE_NUM 4
reg [`AR_STATE_NUM - 1: 0] ar_state;
reg [`AR_STATE_NUM - 1: 0] ar_next_state;
parameter AR_IDLE = `AR_STATE_NUM'b0001;
parameter AR_I_VALID = `AR_STATE_NUM'b0010;
parameter AR_D_VALID = `AR_STATE_NUM'b0100;
parameter AR_READY = `AR_STATE_NUM'b1000;
always @(posedge clk) begin
if (~resetn) begin
ar_state <= AR_IDLE;
end
else begin
ar_state <= ar_next_state;
end
end
always @(*) begin
case(ar_state)
AR_IDLE: begin
if(data_sram_req && ~data_sram_wr && !(awaddr[31:2] == data_sram_addr[31:2]))
ar_next_state = AR_D_VALID;
else if(inst_sram_req && ~inst_sram_wr)
ar_next_state = AR_I_VALID;
else
ar_next_state = AR_IDLE;
end
AR_D_VALID: begin
if(arready && arvalid)
ar_next_state = AR_READY;
else
ar_next_state = AR_D_VALID;
end
AR_I_VALID: begin
if(arready && arvalid)
ar_next_state = AR_READY;
else
ar_next_state = AR_I_VALID;
end
AR_READY: begin
if(rvalid && rready)
ar_next_state = AR_IDLE;
else
ar_next_state = AR_READY;
end
default: begin
ar_next_state = AR_IDLE;
end
endcase
end
always @(posedge clk) begin
if (~resetn) begin
arvalid <= 1'b0;
end
else if(arvalid && arready) begin
arvalid <= 1'b0;
end
else if(data_sram_req && ~data_sram_wr && !(awaddr[31:2] == data_sram_addr[31:2]) && ar_state == AR_IDLE) begin
arvalid <= 1'b1;
end
else if(inst_sram_req && ~inst_sram_wr && ar_state == AR_IDLE)begin
arvalid <= 1'b1;
end
else begin
arvalid <= arvalid;
end
end
always @(posedge clk) begin
if (~resetn) begin
arid <= 4'b0;
araddr <= 32'b0;
arsize <= 3'b0;
end
else if(arvalid && arready) begin
arid <= 4'b0;
araddr <= 32'b0;
arsize <= 3'b0;
end
else if(data_sram_req && ~data_sram_wr && !(awaddr[31:2] == data_sram_addr[31:2]) && ar_state == AR_IDLE) begin
arid <= 4'b1;
araddr <= data_sram_addr;
arsize <= {1'b0, data_sram_size};
end
else if(inst_sram_req && ~inst_sram_wr && ar_state == AR_IDLE)begin
arid <= 4'b0;
araddr <= inst_sram_addr;
arsize <= {1'b0, inst_sram_size};
end
else begin
arid <= arid;
araddr <= araddr;
arsize <= arsize;
end
end
assign arlen = 8'b0;
assign arburst = 2'b1;
assign arlock = 2'b0;
assign arcache = 4'b0;
assign arprot = 3'b0;
//////////////////////////
//// r ////
//////////////////////////
// `define R_STATE_NUM 2
// reg [`R_STATE_NUM - 1: 0] r_state;
// reg [`R_STATE_NUM - 1: 0] r_next_state;
// parameter R_IDLE = `R_STATE_NUM'b01;
// parameter R_VALID = `R_STATE_NUM'b10;
// always @(posedge clk) begin
// if(~resetn) begin
// r_state <= R_IDLE;
// end
// else begin
// r_state <= r_next_state;
// end
// end
// always @(*) begin
// case(r_state)
// R_IDLE: begin
// if(arvalid && arready)
// r_next_state = R_VALID;
// else
// r_next_state = R_IDLE;
// end
// R_VALID: begin
// if(rvalid && rready)
// r_next_state = R_IDLE;
// else
// r_next_state = R_VALID;
// end
// default: begin
// r_next_state = R_IDLE;
// end
// endcase
// end
always @(posedge clk) begin
if (~resetn) begin
rready <= 1'b1;
end
else if (rvalid && rready) begin
rready <= 1'b0;
end
else begin
rready <= 1'b1;
end
end
//////////////////////////
//// aw & w ////
//////////////////////////
assign awid = 4'b1;
assign awlen = 8'b0;
assign awburst = 2'b1;
assign awlock = 2'b0;
assign awcache = 4'b0;
assign awprot = 3'b0;
`define AW_STATE_NUM 3
reg [`AW_STATE_NUM - 1: 0] aw_state;
reg [`AW_STATE_NUM - 1: 0] aw_next_state;
parameter AW_IDLE = `AW_STATE_NUM'b001;
parameter AW_ADDR = `AW_STATE_NUM'b010;
parameter AW_DATA = `AW_STATE_NUM'b100;
assign wid = 4'b1;
assign wlast = 1'b1;
always @(posedge clk) begin
if(~resetn) begin
aw_state <= AW_IDLE;
end
else begin
aw_state <= aw_next_state;
end
end
always @(*) begin
case(aw_state)
AW_IDLE: begin
if(data_sram_req && data_sram_wr)
aw_next_state = AW_ADDR;
else
aw_next_state = AW_IDLE;
end
AW_ADDR: begin
if(awready && awvalid)
aw_next_state = AW_DATA;
else
aw_next_state = AW_ADDR;
end
AW_DATA: begin
if(bready && bvalid)
aw_next_state = AW_IDLE;
else
aw_next_state = AW_DATA;
end
default: begin
aw_next_state = AW_IDLE;
end
endcase
end
always @(posedge clk) begin
if (~resetn) begin
awvalid <= 1'b0;
end
else if(aw_state == AW_IDLE && data_sram_req && data_sram_wr) begin
awvalid <= 1'b1;
end
else if (awready && awvalid) begin
awvalid <= 1'b0;
end
end
always @(posedge clk) begin
if(~resetn) begin
awaddr <= 32'b0;
awsize <= 3'b0;
end
else if (data_sram_req && data_sram_wr) begin
awaddr <= data_sram_addr;
awsize <= {1'b0, data_sram_size};
end
else if(bready && bvalid) begin
awaddr <= 32'b0;
awsize <= 3'b0;
end
end
always @(posedge clk) begin
if (~resetn) begin
wvalid <= 1'b0;
wdata <= 32'b0;
wstrb <= 4'b0;
end
else if(aw_state == AW_ADDR && awready && awvalid) begin
wvalid <= 1'b1;
wdata <= data_sram_wdata;
wstrb <= data_sram_wstrb;
end
else if (wready && wvalid) begin
wvalid <= 1'b0;
wdata <= wdata;
wstrb <= wstrb;
end
end
always @(posedge clk) begin
if (arid == 4'b0 && arready && arvalid) begin
inst_sram_addr_ok <= 1'b1;
end
else begin
inst_sram_addr_ok <= 1'b0;
end
end
always @(posedge clk)begin
if (rid == 4'b0 && rvalid && rready) begin
inst_sram_rdata <= rdata;
inst_sram_data_ok <= 1'b1;
end
else begin
inst_sram_data_ok <= 1'b0;
end
end
always @(posedge clk) begin
if (arid == 4'b1 && arready && arvalid) begin
data_sram_addr_ok <= 1'b1;
end
else if (awid == 4'b1 && awready && awvalid) begin
data_sram_addr_ok <= 1'b1;
end
else begin
data_sram_addr_ok <= 1'b0;
end
end
always @(posedge clk)begin
if (rid == 4'b1 && rvalid && rready) begin
data_sram_rdata <= rdata;
data_sram_data_ok <= 1'b1;
end else if (bid == 4'b1 && bvalid && bready) begin
data_sram_data_ok <= 1'b1;
end
else begin
data_sram_data_ok <= 1'b0;
end
end
//////////////////////////
//// b ////
//////////////////////////
`define B_STATE_NUM 2
reg [`B_STATE_NUM - 1: 0] b_state;
reg [`B_STATE_NUM - 1: 0] b_next_state;
parameter B_IDLE = `B_STATE_NUM'b01;
parameter B_READY = `B_STATE_NUM'b10;
always @(posedge clk) begin
if(~resetn) begin
b_state <= B_IDLE;
end
else begin
b_state <= b_next_state;
end
end
always @(*) begin
case(b_state)
B_IDLE: begin
if(wvalid && wready)
b_next_state = B_READY;
else
b_next_state = B_IDLE;
end
B_READY: begin
if(bvalid && bready)
b_next_state = B_IDLE;
else
b_next_state = B_READY;
end
default:
b_next_state = B_IDLE;
endcase
end
always @(posedge clk) begin
if (~resetn) begin
bready <= 1'b0;
end
else if(b_state == B_IDLE && wready && wvalid) begin
bready <= 1'b1;
end
else if (bready && bvalid) begin
bready <= 1'b0;
end
end
endmodule