{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":3899922,"defaultBranch":"readme","name":"linux","ownerLogin":"foss-for-synopsys-dwc-arc-processors","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2012-04-02T11:25:56.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/1612814?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1723470848.0","currentOid":""},"activityList":{"items":[{"before":"7c920219bc40af0506d033ffa5a46404e75c2356","after":null,"ref":"refs/heads/pvk-arc32-llsc-backoff","pushedAt":"2024-08-12T13:54:08.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"pavelvkozlov","name":"Pavel Kozlov","path":"/pavelvkozlov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/111346861?s=80&v=4"}},{"before":"62d1cb69102f214e53123a8d6ffbc3662f84fd35","after":"c45ffc99396bcb993013b8da095d68d7d139557e","ref":"refs/heads/arc64","pushedAt":"2024-08-12T13:54:06.000Z","pushType":"pr_merge","commitsCount":5,"pusher":{"login":"pavelvkozlov","name":"Pavel Kozlov","path":"/pavelvkozlov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/111346861?s=80&v=4"},"commit":{"message":"ARCv3: HS5x: Disable ATLD in HS5x defconfigs\n\nUpdate HS5x defconfigs to disable ATLD instructions by default for UP\nsystems, and disable ATLD while enabling LLSC for SMP systems.\n\nThis commit reverts part of the changes introduced by commit da7891b5f2e4\n(\"ARCv3: HS5x: update defconfigs for HS5x and enable ATLD\").\n\nSigned-off-by: Pavel Kozlov <pavel.kozlov@synopsys.com>","shortMessageHtmlLink":"ARCv3: HS5x: Disable ATLD in HS5x defconfigs"}},{"before":"eda52bbfd2717346604f88c74bed4ab51f30085d","after":"7c920219bc40af0506d033ffa5a46404e75c2356","ref":"refs/heads/pvk-arc32-llsc-backoff","pushedAt":"2024-08-12T13:19:34.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"pavelvkozlov","name":"Pavel Kozlov","path":"/pavelvkozlov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/111346861?s=80&v=4"},"commit":{"message":"ARCv3: HS5x: Disable ATLD in HS5x defconfigs\n\nUpdate HS5x defconfigs to disable ATLD instructions by default for UP\nsystems, and disable ATLD while enabling LLSC for SMP systems.\n\nThis commit reverts part of the changes introduced by commit da7891b5f2e4\n(\"ARCv3: HS5x: update defconfigs for HS5x and enable ATLD\").\n\nSigned-off-by: Pavel Kozlov <pavel.kozlov@synopsys.com>","shortMessageHtmlLink":"ARCv3: HS5x: Disable ATLD in HS5x defconfigs"}},{"before":"8100aa73344761443851dca683981bbf936a2bc9","after":null,"ref":"refs/heads/bolsh-L2cache-op-fix","pushedAt":"2024-08-07T07:05:20.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"}},{"before":"3c03c5c19934badba2af2aa16d8292d7d5203283","after":"62d1cb69102f214e53123a8d6ffbc3662f84fd35","ref":"refs/heads/arc64","pushedAt":"2024-08-07T07:05:18.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"},"commit":{"message":"ARCv3: Limiting operations on L2$ by its size\n\nThe range of operations on the L2$ cannot exceed its size, or more\nprecisely the number of cache lines in L2$. If the requested operation\nexceeds the L2$ size, then everything will be carried out in a loop,\neach iteration of which is limited by the L2$ size (hardware requirement).","shortMessageHtmlLink":"ARCv3: Limiting operations on L2$ by its size"}},{"before":"7d0ac1bd3fb573d8754e50b7be333a06d9b6dc6b","after":"eda52bbfd2717346604f88c74bed4ab51f30085d","ref":"refs/heads/pvk-arc32-llsc-backoff","pushedAt":"2024-08-06T20:22:49.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"pavelvkozlov","name":"Pavel Kozlov","path":"/pavelvkozlov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/111346861?s=80&v=4"},"commit":{"message":"ARCv3: HS5x: Disable ATLD in HS5x defconfigs\n\nUpdate HS5x defconfigs to disable ATLD instructions by default for UP\nsystems, and disable ATLD while enabling LLSC for SMP systems.\n\nThis commit reverts part of the changes introduced by commit da7891b5f2e4\n(\"ARCv3: HS5x: update defconfigs for HS5x and enable ATLD\").\n\nSigned-off-by: Pavel Kozlov <pavel.kozlov@synopsys.com>","shortMessageHtmlLink":"ARCv3: HS5x: Disable ATLD in HS5x defconfigs"}},{"before":"7004bc17b2c5eb6050c2ee818a19b89da0bb98cf","after":"7d0ac1bd3fb573d8754e50b7be333a06d9b6dc6b","ref":"refs/heads/pvk-arc32-llsc-backoff","pushedAt":"2024-08-06T18:45:08.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"pavelvkozlov","name":"Pavel Kozlov","path":"/pavelvkozlov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/111346861?s=80&v=4"},"commit":{"message":"ARCv3: HS5x: Disable ATLD in HS5x defconfigs\n\nUpdate HS5x defconfigs to disable ATLD instructions by default for UP\nsystems, and disable ATLD while enabling LLSC for SMP systems.\n\nThis commit reverts part of the changes introduced by commit da7891b5f2e4\n(\"ARCv3: HS5x: update defconfigs for HS5x and enable ATLD\").\n\nSigned-off-by: Pavel Kozlov <pavel.kozlov@synopsys.com>","shortMessageHtmlLink":"ARCv3: HS5x: Disable ATLD in HS5x defconfigs"}},{"before":null,"after":"248d7f28fb6f51ef92d93a9f02c85cc5d4e58fd8","ref":"refs/heads/bolsh-temp-add-last-fixes","pushedAt":"2024-08-01T21:23:27.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"},"commit":{"message":"ARCv3: add delay to the llock/scond spinlock loop\n\nWait before the next read in the spinlock cycle to prevent the data cache\nline from getting dirty and to give the other core time to complete the\nconditional store instruction (scond).\nThis patch is a workaround for live lock if the spinlock and another\natomic are on the same cache line.\n\nSigned-off-by: Pavel Kozlov <pavel.kozlov@synopsys.com>","shortMessageHtmlLink":"ARCv3: add delay to the llock/scond spinlock loop"}},{"before":"980eacc708b80f96e16015e5c0ef5e3d5f0d8ebe","after":"7004bc17b2c5eb6050c2ee818a19b89da0bb98cf","ref":"refs/heads/pvk-arc32-llsc-backoff","pushedAt":"2024-07-29T10:56:21.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pavelvkozlov","name":"Pavel Kozlov","path":"/pavelvkozlov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/111346861?s=80&v=4"},"commit":{"message":"ARCv3: add delay to the llock/scond spinlock loop\n\nWait before the next read in the spinlock cycle to prevent the data cache\nline from getting dirty and to give the other core time to complete the\nconditional store instruction (scond).\nThis patch is a workaround for live lock if the spinlock and another\natomic are on the same cache line.\n\nSigned-off-by: Pavel Kozlov <pavel.kozlov@synopsys.com>","shortMessageHtmlLink":"ARCv3: add delay to the llock/scond spinlock loop"}},{"before":"f0e7412ba9e6dcaa590097709d6f6bcfba059e34","after":null,"ref":"refs/heads/bolsh-fix-cache-size","pushedAt":"2024-07-12T17:58:25.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"}},{"before":"1be0210900035c586eeec355f4a2f08ca86712a8","after":"3c03c5c19934badba2af2aa16d8292d7d5203283","ref":"refs/heads/arc64","pushedAt":"2024-07-12T17:58:24.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"},"commit":{"message":"ARCv3: Fix displayed L2$ size","shortMessageHtmlLink":"ARCv3: Fix displayed L2$ size"}},{"before":"3f050077777b9fc78235c7b95196c2d2e633a565","after":null,"ref":"refs/heads/bolsh-cln-struct","pushedAt":"2024-07-12T17:38:47.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"}},{"before":"8fbed423210e791f74fc18dbb010dbbd1234640c","after":"1be0210900035c586eeec355f4a2f08ca86712a8","ref":"refs/heads/arc64","pushedAt":"2024-07-12T17:38:45.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"},"commit":{"message":"ARCv3: Add data_bank_sz_75 field to the struct ...\n\n... bcr_cln_scm_0_cfg","shortMessageHtmlLink":"ARCv3: Add data_bank_sz_75 field to the struct ..."}},{"before":"1c90729494377cc41dde84ab358f1c10213ac07e","after":"3f050077777b9fc78235c7b95196c2d2e633a565","ref":"refs/heads/bolsh-cln-struct","pushedAt":"2024-07-12T17:13:35.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"},"commit":{"message":"ARCv3: Add data_bank_sz_75 field to the struct ...\n\n... bcr_cln_scm_0_cfg","shortMessageHtmlLink":"ARCv3: Add data_bank_sz_75 field to the struct ..."}},{"before":"b98f6cd3d129071dcc7f2a531851d333fe132d14","after":"1c90729494377cc41dde84ab358f1c10213ac07e","ref":"refs/heads/bolsh-cln-struct","pushedAt":"2024-07-12T14:23:02.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"},"commit":{"message":"ARCv3: Add data_bank_sz_75 field to the struct ...\n\n... bcr_cln_scm_0_cfg","shortMessageHtmlLink":"ARCv3: Add data_bank_sz_75 field to the struct ..."}},{"before":"b8b04e9c1d52a880b65d5a1fff6c026f933e5b18","after":"b98f6cd3d129071dcc7f2a531851d333fe132d14","ref":"refs/heads/bolsh-cln-struct","pushedAt":"2024-07-12T13:43:57.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"},"commit":{"message":"ARCv3: Add data_bank_sz_75 field to the struct ...\n\n... bcr_cln_scm_0_cfg","shortMessageHtmlLink":"ARCv3: Add data_bank_sz_75 field to the struct ..."}},{"before":"3f700f8bb047dad6e40c7d417729d21996420a52","after":"f0e7412ba9e6dcaa590097709d6f6bcfba059e34","ref":"refs/heads/bolsh-fix-cache-size","pushedAt":"2024-07-12T13:05:34.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"},"commit":{"message":"ARCv3: Fix displayed L2$ size","shortMessageHtmlLink":"ARCv3: Fix displayed L2$ size"}},{"before":null,"after":"b8b04e9c1d52a880b65d5a1fff6c026f933e5b18","ref":"refs/heads/bolsh-cln-struct","pushedAt":"2024-07-12T11:41:47.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"},"commit":{"message":"ARCv3: Add data_bank_sz_75 field to the struct ...\n\n... bcr_cln_scm_0_cfg","shortMessageHtmlLink":"ARCv3: Add data_bank_sz_75 field to the struct ..."}},{"before":"5e8241255d2d667da0290802daabfa3f79a105d0","after":"3f700f8bb047dad6e40c7d417729d21996420a52","ref":"refs/heads/bolsh-fix-cache-size","pushedAt":"2024-07-12T11:31:19.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"},"commit":{"message":"ARCv3: Fix displayed L2$ size","shortMessageHtmlLink":"ARCv3: Fix displayed L2$ size"}},{"before":"21401f714491cf0f3654c82b036c060184254365","after":"8100aa73344761443851dca683981bbf936a2bc9","ref":"refs/heads/bolsh-L2cache-op-fix","pushedAt":"2024-07-12T11:00:04.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"},"commit":{"message":"ARCv3: Limiting operations on L2$ by its size\n\nThe range of operations on the L2$ cannot exceed its size, or more\nprecisely the number of cache lines in L2$. If the requested operation\nexceeds the L2$ size, then everything will be carried out in a loop,\neach iteration of which is limited by the L2$ size (hardware requirement).","shortMessageHtmlLink":"ARCv3: Limiting operations on L2$ by its size"}},{"before":null,"after":"21401f714491cf0f3654c82b036c060184254365","ref":"refs/heads/bolsh-L2cache-op-fix","pushedAt":"2024-07-12T09:55:50.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"xxkent","name":"Stanislav Bolshakov","path":"/xxkent","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/101527901?s=80&v=4"},"commit":{"message":"ARCv3: L2$ fix flush/invalidate address range\n\n{CACHE_ADDR_HI1, CACHE_ADDR_HI0} registers determine the final\naddress of the requested L2$ operation. This address specifies\nthe end of the range, and it is inclusive. Prior to this fix,\none cache line outside of the requested range could be mistakenly\nflushed or invalidated.","shortMessageHtmlLink":"ARCv3: L2$ fix flush/invalidate address range"}},{"before":"dbfc2d8707e90569e974980cfe5c00b50cdfc674","after":"561d63f8cb800b7c3f4951fe55c187c165e6d2dc","ref":"refs/heads/shahab-bpf-jit-6","pushedAt":"2024-07-11T09:20:12.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"shahab-vahedi","name":"Shahab","path":"/shahab-vahedi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/16524902?s=80&v=4"},"commit":{"message":"ARC, bpf: Fix issues reported by the static analyzers\n\nAlso updated couple of comments along the way.\n\nOne of the issues reported was indeed a bug in the code:\n\n  memset(ctx, 0, sizeof(ctx))      // original line\n  memset(ctx, 0, sizeof(*ctx))     // fixed line\n\nThat was a nice catch.\n\nReported-by: kernel test robot <lkp@intel.com>\nCloses: https://lore.kernel.org/oe-kbuild-all/202405222314.UG5F2NHn-lkp@intel.com/\nCloses: https://lore.kernel.org/oe-kbuild-all/202405232036.Xqoc3b0J-lkp@intel.com/\nSigned-off-by: Shahab Vahedi <shahab@synopsys.com>","shortMessageHtmlLink":"ARC, bpf: Fix issues reported by the static analyzers"}},{"before":"e099260e902f4eb1bf373da5ec5a16acdafbc714","after":null,"ref":"refs/tags/arc-2024.06-rc2","pushedAt":"2024-07-09T13:16:55.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"yaroslavsadin","name":"Yaroslav Sadin","path":"/yaroslavsadin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6427691?s=80&v=4"}},{"before":"865735fc8024bd339ddb89d50e5ac96f96653008","after":null,"ref":"refs/tags/arc-2024.06-rc2","pushedAt":"2024-07-09T12:44:08.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"yaroslavsadin","name":"Yaroslav Sadin","path":"/yaroslavsadin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6427691?s=80&v=4"}},{"before":"f09ae67f12503cb221bb97f7c33ed5e1d9b74c76","after":"980eacc708b80f96e16015e5c0ef5e3d5f0d8ebe","ref":"refs/heads/pvk-arc32-llsc-backoff","pushedAt":"2024-07-04T12:25:08.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"pavelvkozlov","name":"Pavel Kozlov","path":"/pavelvkozlov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/111346861?s=80&v=4"},"commit":{"message":"ARCv3: extend the llock/scond livelock backoff\n\nExtend exponential back-off, read core id and provide different delays\nfor failed SCOND retry on each core.\n\nSigned-off-by: Pavel Kozlov <pavel.kozlov@synopsys.com>","shortMessageHtmlLink":"ARCv3: extend the llock/scond livelock backoff"}},{"before":"5c0492a4dec0b1fda6bcc723dff67c2cd22c0319","after":"f09ae67f12503cb221bb97f7c33ed5e1d9b74c76","ref":"refs/heads/pvk-arc32-llsc-backoff","pushedAt":"2024-07-03T16:13:26.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"pavelvkozlov","name":"Pavel Kozlov","path":"/pavelvkozlov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/111346861?s=80&v=4"},"commit":{"message":"ARCv3: extend the llock/scond livelock backoff\n\nExtend exponential back-off, read core id and provide different delays\nfor failed SCOND retry on each core.\n\nSigned-off-by: Pavel Kozlov <pavel.kozlov@synopsys.com>","shortMessageHtmlLink":"ARCv3: extend the llock/scond livelock backoff"}},{"before":"d0d2bf9305a0134e3479680e4b78ee85e8b1d75c","after":"5c0492a4dec0b1fda6bcc723dff67c2cd22c0319","ref":"refs/heads/pvk-arc32-llsc-backoff","pushedAt":"2024-07-03T13:21:52.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pavelvkozlov","name":"Pavel Kozlov","path":"/pavelvkozlov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/111346861?s=80&v=4"},"commit":{"message":"ARCv3: extend the llock/scond livelock backoff\n\nExtend exponential back-off, read core id and provide different delays\nfor failed SCOND retry on each core.\n\nSigned-off-by: Pavel Kozlov <pavel.kozlov@synopsys.com>","shortMessageHtmlLink":"ARCv3: extend the llock/scond livelock backoff"}},{"before":"7d3f0ce5a29df1a3b7fb52d2fbd06cf2caa784a9","after":null,"ref":"refs/tags/arc-2024.06-rc1","pushedAt":"2024-07-02T03:56:24.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"yaroslavsadin","name":"Yaroslav Sadin","path":"/yaroslavsadin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6427691?s=80&v=4"}},{"before":"00230cf824d8df9247229953d174e5bcdca1f028","after":"d0d2bf9305a0134e3479680e4b78ee85e8b1d75c","ref":"refs/heads/pvk-arc32-llsc-backoff","pushedAt":"2024-06-24T16:25:38.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"pavelvkozlov","name":"Pavel Kozlov","path":"/pavelvkozlov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/111346861?s=80&v=4"},"commit":{"message":"ARCv3: Workaround for llock/scond livelock\n\nAdd option ARC_LLSC_BACKOFF which enables delayed retry of failed SCOND\nwith exponential back-off\n\nSigned-off-by: Pavel Kozlov <pavel.kozlov@synopsys.com>","shortMessageHtmlLink":"ARCv3: Workaround for llock/scond livelock"}},{"before":"c02e74cd9acfdac357d5c8f8256b32cb1a9a2396","after":"00230cf824d8df9247229953d174e5bcdca1f028","ref":"refs/heads/pvk-arc32-llsc-backoff","pushedAt":"2024-06-24T12:59:19.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"pavelvkozlov","name":"Pavel Kozlov","path":"/pavelvkozlov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/111346861?s=80&v=4"},"commit":{"message":"ARCv3: Workaround for llock/scond livelock\n\nAdd option ARC_LLSC_BACKOFF which enables delayed retry of failed SCOND\nwith exponential back-off\n\nSigned-off-by: Pavel Kozlov <pavel.kozlov@synopsys.com>","shortMessageHtmlLink":"ARCv3: Workaround for llock/scond livelock"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEmCyIHQA","startCursor":null,"endCursor":null}},"title":"Activity · foss-for-synopsys-dwc-arc-processors/linux"}