Want to know about GPMC Interface

[ZeeshanIqbal131]

Hello JPiat,
I want to know about GPMC interface as I am newbie in BBB world. basically I am an FPGA Programmer and now I want to use BBB for my project. Initially I want to send some data from BBB to Logi-bone through GPMC. The FPGA recieves the data, save in SDRAM and send back to BBB. I have searched a lot about GPMC interface but could not find such material.
I have seen some projects (like SDRAM test, virtual components) in this list and got (very little) knowledge about how to configure GPMC bus. But for full understanding I need little help if you can.
Thanks
Zeeshan

[fpga-logi-fam]

Hi, do you have a logibone v1 or v2 ? Did you have a look at the VHDL GPMC code: https://github.com/fpga-logi/logi-hard/blob/master/hdl/wishbone/gpmc_wishbone_wrapper.vhd and linux kernel driver : https://github.com/fpga-logi/logi-kernel what do you plan to use the GPMC for ? Regards, Jonathan Piat

…

On Wed, Mar 29, 2017 at 10:45 AM, ZeeshanIqbal131 ***@***.***> wrote: Hello JPiat, I want to know about GPMC interface as I am newbie in BBB world. basically I am an FPGA Programmer and now I want to use BBB for my project. Initially I want to send some data from BBB to Logi-bone through GPMC. The FPGA recieves the data, save in SDRAM and send back to BBB. I have searched a lot about GPMC interface but could not find such material. I have seen some projects (like SDRAM test, virtual components) in this list and got (very little) knowledge about how to configure GPMC bus. But for full understanding I need little help if you can. Thanks Zeeshan — You are receiving this because you are subscribed to this thread. Reply to this email directly, view it on GitHub <#5>, or mute the thread <https://github.com/notifications/unsubscribe-auth/ADffhkfIareNTHaGzptttxnlD3K6VO_Wks5rqhorgaJpZM4MsrQq> .

[ZeeshanIqbal131]

Hi JPiat,

I have logibone V2.

Yes I have seen the GPMC wrapper file and still learning and understanding the code.

I want to make communication between BBB and Logibone through GPMC with the speed of min 8MBps and save the data in SDRAM and then FPGA transfer the data to other module (other board). So what the software side need to send the data (e.g. how's the structure of C/C++, which special functions needs to configure the GPMC signals, how the add/data are multiplexed). My software side is little weak (sorry for that).
I have understand the FPGA side and which vhdl packages and files need to be in project.

Thanks

Regards,
Zeeshan

[fieldviewer]

Zeeshan
Were you able to get this interface working? I am looking software driver that will read/write to Logibone RAM , similar to what you were looking for. Thanks for your help