-
Notifications
You must be signed in to change notification settings - Fork 0
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
u-boot 2021.04: add OMAP4 DSS support to OMAP3 DSS driver #1
Comments
DISPC regs before enabling/configuring omap4_dssU-Boot 2021.04-00064-g11cb0c608b-dirty (Mar 23 2022 - 14:58:13 -0700) DSS dump before starting omap4_dssDSS_REVISION 0x58000000 0x00000040 DSS_SYSSTATUS 0x58000014 0x00000001 DSS_CTRL 0x58000040 0x00000000 DSS_STATUS 0x5800005c 0x0000aaa1 DISPC_REVISION 0x58001000 0x00000040 DISPC_SYSCONFIG 0x58001010 0x00000001 DISPC_SYSSTATUS 0x58001014 0x00000001 DISPC_IRQSTATUS 0x58001018 0x00000000 DISPC_IRQENABLE 0x5800101c 0x00000000 DISPC_CONTROL1 0x58001040 0x00000000 DISPC_CONFIG1 0x58001044 0x00000000 DISPC_DEFAULT_COLOR0 0x5800104c 0x00000000 DISPC_DEFAULT_COLOR1 0x58001050 0x00000000 DISPC_TRANS_COLOR0 0x58001054 0x00000000 DISPC_TRANS_COLOR1 0x58001058 0x00000000 DISPC_LINE_STATUS 0x5800105c 0x00000000 DISPC_LINE_NUMBER 0x58001060 0x00000000 DISPC_TIMING_H1 0x58001064 0x00000000 DISPC_TIMING_V1 0x58001068 0x00000000 DISPC_POL_FREQ1 0x5800106c 0x00000000 DISPC_DIVISOR1 0x58001070 0x00040001 DISPC_GLOBAL_ALPHA 0x58001074 0xffffffff DISPC_SIZE_TV 0x58001078 0x00000000 DISPC_SIZE_LCD1 0x5800107c 0x00000000 DISPC_GFX_BA_0 0x58001080 0x00000000 DISPC_GFX_BA_1 0x58001084 0x00000000 DISPC_GFX_POSITION 0x58001088 0x00000000 DISPC_GFX_SIZE 0x5800108c 0x00000000 DISPC_GFX_ATTRIBUTES 0x580010a0 0x000000a0 DISPC_GFX_BUF_THRESHOLD 0x580010a4 0x04ff04f8 DISPC_GFX_BUF_SIZE_STATUS 0x580010a8 0x00000500 DISPC_GFX_ROW_INC 0x580010ac 0x00000001 DISPC_GFX_PIXEL_INC 0x580010b0 0x00000001 DISPC_GFX_WINDOW_SKIP 0x580010b4 0x00000000 DISPC_GFX_TABLE_BA 0x580010b8 0x00000000 DISPC_VID1_BA_0 0x580010bc 0x00000000 DISPC_VID1_BA_1 0x580010c0 0x00000000 DISPC_VID1_POSITION 0x580010c4 0x00000000 DISPC_VID1_SIZE 0x580010c8 0x00000000 DISPC_VID1_ATTRIBUTES 0x580010cc 0x00008400 DISPC_VID1_BUF_THRESHOLD 0x580010d0 0x07ff07f8 DISPC_VID1_BUF_SIZE_STATUS 0x580010d4 0x00000800 DISPC_VID1_ROW_INC 0x580010d8 0x00000001 DISPC_VID1_PIXEL_INC 0x580010dc 0x00000001 DISPC_VID1_FIR 0x580010e0 0x04000400 DISPC_VID1_PICTURE_SIZE 0x580010e4 0x00000000 DISPC_VID1_ACCU_0 0x580010e8 0x00000000 DISPC_VID1_ACCU_1 0x580010ec 0x00000000 DISPC_VID1_FIR_COEF_H_0 0x580010f0 0x00000000 DISPC_VID1_FIR_COEF_H_1 0x580010f8 0x00000000 DISPC_VID1_FIR_COEF_H_2 0x58001100 0x00000000 DISPC_VID1_FIR_COEF_H_3 0x58001108 0x00000000 DISPC_VID1_FIR_COEF_H_4 0x58001110 0x00000000 DISPC_VID1_FIR_COEF_H_5 0x58001118 0x00000000 DISPC_VID1_FIR_COEF_H_6 0x58001120 0x00000000 DISPC_VID1_FIR_COEF_H_7 0x58001128 0x00000000 DISPC_VID1_FIR_COEF_HV_0 0x580010f4 0x00000000 DISPC_VID1_FIR_COEF_HV_1 0x580010fc 0x00000000 DISPC_VID1_FIR_COEF_HV_2 0x58001104 0x00000000 DISPC_VID1_FIR_COEF_HV_3 0x5800110c 0x00000000 DISPC_VID1_FIR_COEF_HV_4 0x58001114 0x00000000 DISPC_VID1_FIR_COEF_HV_5 0x5800111c 0x00000000 DISPC_VID1_FIR_COEF_HV_6 0x58001124 0x00000000 DISPC_VID1_FIR_COEF_HV_7 0x5800112c 0x00000000 DISPC_VID1_CONV_COEF0 0x58001130 0x00000000 DISPC_VID1_CONV_COEF1 0x58001134 0x00000000 DISPC_VID1_CONV_COEF2 0x58001138 0x00000000 DISPC_VID1_CONV_COEF3 0x5800113c 0x00000000 DISPC_VID1_CONV_COEF4 0x58001140 0x00000000 DISPC_VID2_BA_0 0x5800114c 0x00000000 DISPC_VID2_BA_1 0x58001150 0x00000000 DISPC_VID2_POSITION 0x58001154 0x00000000 DISPC_VID2_SIZE 0x58001158 0x00000000 DISPC_VID2_ATTRIBUTES 0x5800115c 0x00008400 DISPC_VID2_BUF_THRESHOLD 0x58001160 0x07ff07f8 DISPC_VID2_BUF_SIZE_STATUS 0x58001164 0x00000800 DISPC_VID2_ROW_INC 0x58001168 0x00000001 DISPC_VID2_PIXEL_INC 0x5800116c 0x00000001 DISPC_VID2_FIR 0x58001170 0x04000400 DISPC_VID2_PICTURE_SIZE 0x58001174 0x00000000 DISPC_VID2_ACCU_0 0x58001178 0x00000000 DISPC_VID2_ACCU_1 0x5800117c 0x00000000 DISPC_VID2_FIR_COEF_H_0 0x58001180 0x00000000 DISPC_VID2_FIR_COEF_H_1 0x58001188 0x00000000 DISPC_VID2_FIR_COEF_H_2 0x58001190 0x00000000 DISPC_VID2_FIR_COEF_H_3 0x58001198 0x00000000 DISPC_VID2_FIR_COEF_H_4 0x580011a0 0x00000000 DISPC_VID2_FIR_COEF_H_5 0x580011a8 0x00000000 DISPC_VID2_FIR_COEF_H_6 0x580011b0 0x00000000 DISPC_VID2_FIR_COEF_H_7 0x580011b8 0x00000000 DISPC_VID2_FIR_COEF_HV_0 0x58001184 0x00000000 DISPC_VID2_FIR_COEF_HV_1 0x5800118c 0x00000000 DISPC_VID2_FIR_COEF_HV_2 0x58001194 0x00000000 DISPC_VID2_FIR_COEF_HV_3 0x5800119c 0x00000000 DISPC_VID2_FIR_COEF_HV_4 0x580011a4 0x00000000 DISPC_VID2_FIR_COEF_HV_5 0x580011ac 0x00000000 DISPC_VID2_FIR_COEF_HV_6 0x580011b4 0x00000000 DISPC_VID2_FIR_COEF_HV_7 0x580011bc 0x00000000 DISPC_VID2_CONV_COEF0 0x580011c0 0x00000000 DISPC_VID2_CONV_COEF1 0x580011c4 0x00000000 DISPC_VID2_CONV_COEF2 0x580011c8 0x00000000 DISPC_VID2_CONV_COEF3 0x580011cc 0x00000000 DISPC_VID2_CONV_COEF4 0x580011d0 0x00000000 DISPC_DATA1_CYCLE1 0x580011d4 0x00000000 DISPC_DATA1_CYCLE2 0x580011d8 0x00000000 DISPC_DATA1_CYCLE3 0x580011dc 0x00000000 DISPC_VID1_FIR_COEF_V_0 0x580011e0 0x00000000 DISPC_VID1_FIR_COEF_V_1 0x580011e4 0x00000000 DISPC_VID1_FIR_COEF_V_2 0x580011e8 0x00000000 DISPC_VID1_FIR_COEF_V_3 0x580011ec 0x00000000 DISPC_VID1_FIR_COEF_V_4 0x580011f0 0x00000000 DISPC_VID1_FIR_COEF_V_5 0x580011f4 0x00000000 DISPC_VID1_FIR_COEF_V_6 0x580011f8 0x00000000 DISPC_VID1_FIR_COEF_V_7 0x580011fc 0x00000000 DISPC_VID2_FIR_COEF_V_0 0x58001200 0x00000000 DISPC_VID2_FIR_COEF_V_1 0x58001204 0x00000000 DISPC_VID2_FIR_COEF_V_2 0x58001208 0x00000000 DISPC_VID2_FIR_COEF_V_3 0x5800120c 0x00000000 DISPC_VID2_FIR_COEF_V_4 0x58001210 0x00000000 DISPC_VID2_FIR_COEF_V_5 0x58001214 0x00000000 DISPC_VID2_FIR_COEF_V_6 0x58001218 0x00000000 DISPC_VID2_FIR_COEF_V_7 0x5800121c 0x00000000 DISPC_CPR1_COEF_R 0x58001220 0x00000000 DISPC_CPR1_COEF_G 0x58001224 0x00000000 DISPC_CPR1_COEF_B 0x58001228 0x00000000 DISPC_GFX_PRELOAD 0x5800122c 0x00000100 DISPC_VID1_PRELOAD 0x58001230 0x00000100 DISPC_VID2_PRELOAD 0x58001234 0x00000100 DISPC_CONTROL2 0x58001238 0x00000000 DISPC_VID3_ACCU_0 0x58001300 0x00000000 DISPC_VID3_ACCU_1 0x58001304 0x00000000 DISPC_VID3_BA_0 0x58001308 0x00000000 DISPC_VID3_BA_1 0x5800130c 0x00000000 DISPC_VID3_FIR_COEF_H_0 0x58001310 0x00000000 DISPC_VID3_FIR_COEF_H_1 0x58001318 0x00000000 DISPC_VID3_FIR_COEF_H_2 0x58001320 0x00000000 DISPC_VID3_FIR_COEF_H_3 0x58001328 0x00000000 DISPC_VID3_FIR_COEF_H_4 0x58001330 0x00000000 DISPC_VID3_FIR_COEF_H_5 0x58001338 0x00000000 DISPC_VID3_FIR_COEF_H_6 0x58001340 0x00000000 DISPC_VID3_FIR_COEF_H_7 0x58001348 0x00000000 DISPC_VID3_FIR_COEF_HV_0 0x58001314 0x00000000 DISPC_VID3_FIR_COEF_HV_1 0x5800131c 0x00000000 DISPC_VID3_FIR_COEF_HV_2 0x58001324 0x00000000 DISPC_VID3_FIR_COEF_HV_3 0x5800132c 0x00000000 DISPC_VID3_FIR_COEF_HV_4 0x58001334 0x00000000 DISPC_VID3_FIR_COEF_HV_5 0x5800133c 0x00000000 DISPC_VID3_FIR_COEF_HV_6 0x58001344 0x00000000 DISPC_VID3_FIR_COEF_HV_7 0x5800134c 0x00000000 DISPC_VID3_FIR_COEF_V_0 0x58001350 0x00000000 DISPC_VID3_FIR_COEF_V_1 0x58001354 0x00000000 DISPC_VID3_FIR_COEF_V_2 0x58001358 0x00000000 DISPC_VID3_FIR_COEF_V_3 0x5800135c 0x00000000 DISPC_VID3_FIR_COEF_V_4 0x58001360 0x00000000 DISPC_VID3_FIR_COEF_V_5 0x58001364 0x00000000 DISPC_VID3_FIR_COEF_V_6 0x58001368 0x00000000 DISPC_VID3_FIR_COEF_V_7 0x5800136c 0x00000000 DISPC_VID3_ATTRIBUTES 0x58001370 0x00008400 DISPC_VID3_CONV_COEF0 0x58001374 0x00000000 DISPC_VID3_CONV_COEF1 0x58001378 0x00000000 DISPC_VID3_CONV_COEF2 0x5800137c 0x00000000 DISPC_VID3_CONV_COEF3 0x58001380 0x00000000 DISPC_VID3_CONV_COEF4 0x58001384 0x00000000 DISPC_VID3_BUF_SIZE_STATUS 0x58001388 0x00000800 DISPC_VID3_BUF_THRESHOLD 0x5800138c 0x07ff07f8 DISPC_VID3_FIR 0x58001390 0x04000400 DISPC_VID3_PICTURE_SIZE 0x58001394 0x00000000 DISPC_VID3_PIXEL_INC 0x58001398 0x00000001 DISPC_VID3_POSITION 0x5800139c 0x00000000 DISPC_VID3_PRELOAD 0x580013a0 0x00000100 DISPC_VID3_ROW_INC 0x580013a4 0x00000001 DISPC_VID3_SIZE 0x580013a8 0x00000000 DISPC_DEFAULT_COLOR2 0x580013ac 0x00000000 DISPC_TRANS_COLOR2 0x580013b0 0x00000000 DISPC_CPR2_COEF_B 0x580013b4 0x00000000 DISPC_CPR2_COEF_G 0x580013b8 0x00000000 DISPC_CPR2_COEF_R 0x580013bc 0x00000000 DISPC_DATA2_CYCLE1 0x580013c0 0x00000000 DISPC_DATA2_CYCLE2 0x580013c4 0x00000000 DISPC_DATA2_CYCLE3 0x580013c8 0x00000000 DISPC_SIZE_LCD2 0x580013cc 0x00000000 DISPC_TIMING_H2 0x58001400 0x00000000 DISPC_TIMING_V2 0x58001404 0x00000000 DISPC_POL_FREQ2 0x58001408 0x00000000 DISPC_DIVISOR2 0x5800140c 0x00040001 DISPC_WB_ACCU_0 0x58001500 0x00000000 DISPC_WB_ACCU_1 0x58001504 0x00000000 DISPC_WB_BA_0 0x58001508 0x00000000 DISPC_WB_BA_1 0x5800150c 0x00000000 DISPC_WB_FIR_COEF_H_0 0x58001510 0x00000000 DISPC_WB_FIR_COEF_H_1 0x58001518 0x00000000 DISPC_WB_FIR_COEF_H_2 0x58001520 0x00000000 DISPC_WB_FIR_COEF_H_3 0x58001528 0x00000000 DISPC_WB_FIR_COEF_H_4 0x58001530 0x00000000 DISPC_WB_FIR_COEF_H_5 0x58001538 0x00000000 DISPC_WB_FIR_COEF_H_6 0x58001540 0x00000000 DISPC_WB_FIR_COEF_H_7 0x58001548 0x00000000 DISPC_WB_FIR_COEF_HV_0 0x58001514 0x00000000 DISPC_WB_FIR_COEF_HV_1 0x5800151c 0x00000000 DISPC_WB_FIR_COEF_HV_2 0x58001524 0x00000000 DISPC_WB_FIR_COEF_HV_3 0x5800152c 0x00000000 DISPC_WB_FIR_COEF_HV_4 0x58001534 0x00000000 DISPC_WB_FIR_COEF_HV_5 0x5800153c 0x00000000 DISPC_WB_FIR_COEF_HV_6 0x58001544 0x00000000 DISPC_WB_FIR_COEF_HV_7 0x5800154c 0x00000000 DISPC_WB_FIR_COEF_V_0 0x58001550 0x00000000 DISPC_WB_FIR_COEF_V_1 0x58001554 0x00000000 DISPC_WB_FIR_COEF_V_2 0x58001558 0x00000000 DISPC_WB_FIR_COEF_V_3 0x5800155c 0x00000000 DISPC_WB_FIR_COEF_V_4 0x58001560 0x00000000 DISPC_WB_FIR_COEF_V_5 0x58001564 0x00000000 DISPC_WB_FIR_COEF_V_6 0x58001568 0x00000000 DISPC_WB_FIR_COEF_V_7 0x5800156c 0x00000000 DISPC_WB_ATTRIBUTES 0x58001570 0x00008000 DISPC_WB_CONV_COEF0 0x58001574 0x00000000 DISPC_WB_CONV_COEF1 0x58001578 0x00000000 DISPC_WB_CONV_COEF2 0x5800157c 0x00000000 DISPC_WB_CONV_COEF3 0x58001580 0x00000000 DISPC_WB_CONV_COEF4 0x58001584 0x00000000 DISPC_WB_BUF_SIZE_STATUS 0x58001588 0x00000800 DISPC_WB_BUF_THRESHOLD 0x5800158c 0x07ff07f8 DISPC_WB_FIR 0x58001590 0x04000400 DISPC_WB_PICTURE_SIZE 0x58001594 0x00000000 DISPC_WB_PIXEL_INC 0x58001598 0x00000001 DISPC_WB_ROW_INC 0x580015a4 0x00000001 DISPC_WB_SIZE 0x580015a8 0x00000000 DISPC_VID1_BA_UV_0 0x58001600 0x00000000 DISPC_VID1_BA_UV_1 0x58001604 0x00000000 DISPC_VID2_BA_UV_0 0x58001608 0x00000000 DISPC_VID2_BA_UV_1 0x5800160c 0x00000000 DISPC_VID3_BA_UV_0 0x58001610 0x00000000 DISPC_VID3_BA_UV_1 0x58001614 0x00000000 DISPC_WB_BA_UV_0 0x58001618 0x00000000 DISPC_WB_BA_UV_1 0x5800161c 0x00000000 DISPC_CONFIG2 0x58001620 0x00000000 DISPC_VID1_ATTRIBUTES2 0x58001624 0x00000000 DISPC_VID2_ATTRIBUTES2 0x58001628 0x00000000 DISPC_VID3_ATTRIBUTES2 0x5800162c 0x00000000 DISPC_GAMMA_TABLE0 0x58001630 0x00000000 DISPC_GAMMA_TABLE1 0x58001634 0x00000000 DISPC_GAMMA_TABLE2 0x58001638 0x00000000 DISPC_VID1_FIR2 0x5800163c 0x04000400 DISPC_VID1_ACCU2_0 0x58001640 0x00000000 DISPC_VID1_ACCU2_1 0x58001644 0x00000000 DISPC_VID1_FIR2_COEF_H_0 0x58001648 0x00000000 DISPC_VID1_FIR2_COEF_H_1 0x58001650 0x00000000 DISPC_VID1_FIR2_COEF_H_2 0x58001658 0x00000000 DISPC_VID1_FIR2_COEF_H_3 0x58001660 0x00000000 DISPC_VID1_FIR2_COEF_H_4 0x58001668 0x00000000 DISPC_VID1_FIR2_COEF_H_5 0x58001670 0x00000000 DISPC_VID1_FIR2_COEF_H_6 0x58001678 0x00000000 DISPC_VID1_FIR2_COEF_H_7 0x58001680 0x00000000 DISPC_VID1_FIR2_COEF_HV_0 0x5800164c 0x00000000 DISPC_VID1_FIR2_COEF_HV_1 0x58001654 0x00000000 DISPC_VID1_FIR2_COEF_HV_2 0x5800165c 0x00000000 DISPC_VID1_FIR2_COEF_HV_3 0x58001664 0x00000000 DISPC_VID1_FIR2_COEF_HV_4 0x5800166c 0x00000000 DISPC_VID1_FIR2_COEF_HV_5 0x58001674 0x00000000 DISPC_VID1_FIR2_COEF_HV_6 0x5800167c 0x00000000 DISPC_VID1_FIR2_COEF_HV_7 0x58001684 0x00000000 DISPC_VID1_FIR2_COEF_V_0 0x58001688 0x00000000 DISPC_VID1_FIR2_COEF_V_1 0x5800168c 0x00000000 DISPC_VID1_FIR2_COEF_V_2 0x58001690 0x00000000 DISPC_VID1_FIR2_COEF_V_3 0x58001694 0x00000000 DISPC_VID1_FIR2_COEF_V_4 0x58001698 0x00000000 DISPC_VID1_FIR2_COEF_V_5 0x5800169c 0x00000000 DISPC_VID1_FIR2_COEF_V_6 0x580016a0 0x00000000 DISPC_VID1_FIR2_COEF_V_7 0x580016a4 0x00000000 DISPC_VID2_FIR2 0x580016a8 0x04000400 DISPC_VID2_ACCU2_0 0x580016ac 0x00000000 DISPC_VID2_ACCU2_1 0x580016b0 0x00000000 DISPC_VID2_FIR2_COEF_H_0 0x580016b4 0x00000000 DISPC_VID2_FIR2_COEF_H_1 0x580016bc 0x00000000 DISPC_VID2_FIR2_COEF_H_2 0x580016c4 0x00000000 DISPC_VID2_FIR2_COEF_H_3 0x580016cc 0x00000000 DISPC_VID2_FIR2_COEF_H_4 0x580016d4 0x00000000 DISPC_VID2_FIR2_COEF_H_5 0x580016dc 0x00000000 DISPC_VID2_FIR2_COEF_H_6 0x580016e4 0x00000000 DISPC_VID2_FIR2_COEF_H_7 0x580016ec 0x00000000 DISPC_VID2_FIR2_COEF_HV_0 0x580016b8 0x00000000 DISPC_VID2_FIR2_COEF_HV_1 0x580016c0 0x00000000 DISPC_VID2_FIR2_COEF_HV_2 0x580016c8 0x00000000 DISPC_VID2_FIR2_COEF_HV_3 0x580016d0 0x00000000 DISPC_VID2_FIR2_COEF_HV_4 0x580016d8 0x00000000 DISPC_VID2_FIR2_COEF_HV_5 0x580016e0 0x00000000 DISPC_VID2_FIR2_COEF_HV_6 0x580016e8 0x00000000 DISPC_VID2_FIR2_COEF_HV_7 0x580016f0 0x00000000 DISPC_VID2_FIR2_COEF_V_0 0x580016f4 0x00000000 DISPC_VID2_FIR2_COEF_V_1 0x580016f8 0x00000000 DISPC_VID2_FIR2_COEF_V_2 0x580016fc 0x00000000 DISPC_VID2_FIR2_COEF_V_3 0x58001700 0x00000000 DISPC_VID2_FIR2_COEF_V_4 0x58001704 0x00000000 DISPC_VID2_FIR2_COEF_V_5 0x58001708 0x00000000 DISPC_VID2_FIR2_COEF_V_6 0x5800170c 0x00000000 DISPC_VID2_FIR2_COEF_V_7 0x58001710 0x00000000 DISPC_VID3_FIR2 0x58001724 0x04000400 DISPC_VID3_ACCU2_0 0x58001728 0x00000000 DISPC_VID3_ACCU2_1 0x5800172c 0x00000000 DISPC_VID3_FIR2_COEF_H_0 0x58001730 0x00000000 DISPC_VID3_FIR2_COEF_H_1 0x58001738 0x00000000 DISPC_VID3_FIR2_COEF_H_2 0x58001740 0x00000000 DISPC_VID3_FIR2_COEF_H_3 0x58001748 0x00000000 DISPC_VID3_FIR2_COEF_H_4 0x58001750 0x00000000 DISPC_VID3_FIR2_COEF_H_5 0x58001758 0x00000000 DISPC_VID3_FIR2_COEF_H_6 0x58001760 0x00000000 DISPC_VID3_FIR2_COEF_H_7 0x58001768 0x00000000 DISPC_VID3_FIR2_COEF_HV_0 0x58001734 0x00000000 DISPC_VID3_FIR2_COEF_HV_1 0x5800173c 0x00000000 DISPC_VID3_FIR2_COEF_HV_2 0x58001744 0x00000000 DISPC_VID3_FIR2_COEF_HV_3 0x5800174c 0x00000000 DISPC_VID3_FIR2_COEF_HV_4 0x58001754 0x00000000 DISPC_VID3_FIR2_COEF_HV_5 0x5800175c 0x00000000 DISPC_VID3_FIR2_COEF_HV_6 0x58001764 0x00000000 DISPC_VID3_FIR2_COEF_HV_7 0x5800176c 0x00000000 DISPC_VID3_FIR2_COEF_V_0 0x58001770 0x00000000 DISPC_VID3_FIR2_COEF_V_1 0x58001774 0x00000000 DISPC_VID3_FIR2_COEF_V_2 0x58001778 0x00000000 DISPC_VID3_FIR2_COEF_V_3 0x5800177c 0x00000000 DISPC_VID3_FIR2_COEF_V_4 0x58001780 0x00000000 DISPC_VID3_FIR2_COEF_V_5 0x58001784 0x00000000 DISPC_VID3_FIR2_COEF_V_6 0x58001788 0x00000000 DISPC_VID3_FIR2_COEF_V_7 0x5800178c 0x00000000 DISPC_WB_FIR2 0x58001790 0x04000400 DISPC_WB_ACCU2_0 0x58001794 0x00000000 DISPC_WB_ACCU2_1 0x58001798 0x00000000 DISPC_WB_FIR2_COEF_H_0 0x580017a0 0x00000000 DISPC_WB_FIR2_COEF_H_1 0x580017a8 0x00000000 DISPC_WB_FIR2_COEF_H_2 0x580017b0 0x00000000 DISPC_WB_FIR2_COEF_H_3 0x580017b8 0x00000000 DISPC_WB_FIR2_COEF_H_4 0x580017c0 0x00000000 DISPC_WB_FIR2_COEF_H_5 0x580017c8 0x00000000 DISPC_WB_FIR2_COEF_H_6 0x580017d0 0x00000000 DISPC_WB_FIR2_COEF_H_7 0x580017d8 0x00000000 DISPC_WB_FIR2_COEF_HV_0 0x580017a4 0x00000000 DISPC_WB_FIR2_COEF_HV_1 0x580017ac 0x00000000 DISPC_WB_FIR2_COEF_HV_2 0x580017b4 0x00000000 DISPC_WB_FIR2_COEF_HV_3 0x580017bc 0x00000000 DISPC_WB_FIR2_COEF_HV_4 0x580017c4 0x00000000 DISPC_WB_FIR2_COEF_HV_5 0x580017cc 0x00000000 DISPC_WB_FIR2_COEF_HV_6 0x580017d4 0x00000000 DISPC_WB_FIR2_COEF_HV_7 0x580017dc 0x00000000 DISPC_WB_FIR2_COEF_V_0 0x580017e0 0x00000000 DISPC_WB_FIR2_COEF_V_1 0x580017e4 0x00000000 DISPC_WB_FIR2_COEF_V_2 0x580017e8 0x00000000 DISPC_WB_FIR2_COEF_V_3 0x580017ec 0x00000000 DISPC_WB_FIR2_COEF_V_4 0x580017f0 0x00000000 DISPC_WB_FIR2_COEF_V_5 0x580017f4 0x00000000 DISPC_WB_FIR2_COEF_V_6 0x580017f8 0x00000000 DISPC_WB_FIR2_COEF_V_7 0x580017fc 0x00000000 DISPC_GLOBAL_BUFFER 0x58001800 0x246d2240 DISPC_DIVISOR 0x58001804 0x00040000 DISPC_WB_ATTRIBUTES2 0x58001810 0x00000000 DSI1_REVISION 0x58004000 0x00000030 DSI1_SYSCONFIG 0x58004010 0x00000011 DSI1_SYSSTATUS 0x58004014 0x00000001 DSI1_IRQSTATUS 0x58004018 0x00000000 DSI1_IRQENABLE 0x5800401c 0x00000000 DSI1_CTRL 0x58004040 0x00000100 DSI1_GNQ 0x58004044 0x01926936 DSI1_COMPLEXIO_CFG1 0x58004048 0x00000000 DSI1_COMPLEXIO_IRQSTATUS 0x5800404c 0x00000000 DSI1_COMPLEXIO_IRQENABLE 0x58004050 0x00000000 DSI1_CLK_CTRL 0x58004054 0x00000001 DSI1_TIMING1 0x58004058 0x7fff7fff DSI1_TIMING2 0x5800405c 0x7fff7fff DSI1_VM_TIMING1 0x58004060 0x00000000 DSI1_VM_TIMING2 0x58004064 0x00000000 DSI1_VM_TIMING3 0x58004068 0x00000000 DSI1_CLK_TIMING 0x5800406c 0x00000101 DSI1_TX_FIFO_VC_SIZE 0x58004070 0x00000000 DSI1_RX_FIFO_VC_SIZE 0x58004074 0x00000000 DSI1_COMPLEXIO_CFG2 0x58004078 0x00000000 DSI1_RX_FIFO_VC_FULLNESS 0x5800407c 0x00000000 DSI1_VM_TIMING4 0x58004080 0x00000000 DSI1_TX_FIFO_VC_EMPTINESS 0x58004084 0x00000000 DSI1_VM_TIMING5 0x58004088 0x00000000 DSI1_VM_TIMING6 0x5800408c 0x00000000 DSI1_VM_TIMING7 0x58004090 0x00000000 DSI1_STOPCLK_TIMING 0x58004094 0x00000080 DSI1_CTRL2 0x58004098 0x00000100 DSI1_VM_TIMING8 0x5800409c 0x00000000 DSI1_TE_HSYNC_WIDTH_0 0x580040a0 0x00000100 DSI1_TE_VSYNC_WIDTH_0 0x580040a4 0x00000100 DSI1_TE_HSYNC_NUMBER_0 0x580040a8 0x00000000 DSI1_TE_HSYNC_WIDTH_1 0x580040ac 0x00000100 DSI1_TE_VSYNC_WIDTH_1 0x580040b0 0x00000100 DSI1_TE_HSYNC_NUMBER_1 0x580040b4 0x00000000 DSI1_VC_CTRL_1 0x58004100 0x00000000 DSI1_VC_TE_1 0x58004104 0x00000000 DSI1_VC_LONG_PACKET_HEADER_1 0x58004108 0x00000000 DSI1_VC_LONG_PACKET_PAYLOAD_1 0x5800410c 0x00000000 DSI1_VC_SHORT_PACKET_HEADER_1 0x58004110 0x00000000 DSI1_VC_IRQSTATUS_1 0x58004118 0x00000000 DSI1_VC_IRQENABLE_1 0x5800411c 0x00000000 DSI1_VC_CTRL_2 0x58004120 0x00000000 DSI1_VC_TE_2 0x58004124 0x00000000 DSI1_VC_LONG_PACKET_HEADER_2 0x58004128 0x00000000 DSI1_VC_LONG_PACKET_PAYLOAD_2 0x5800412c 0x00000000 DSI1_VC_SHORT_PACKET_HEADER_2 0x58004130 0x00000000 DSI1_VC_IRQSTATUS_2 0x58004138 0x00000000 DSI1_VC_IRQENABLE_2 0x5800413c 0x00000000 DSI1_VC_CTRL_3 0x58004140 0x00000000 DSI1_VC_TE_3 0x58004144 0x00000000 DSI1_VC_LONG_PACKET_HEADER_3 0x58004148 0x00000000 DSI1_VC_LONG_PACKET_PAYLOAD_3 0x5800414c 0x00000000 DSI1_VC_SHORT_PACKET_HEADER_3 0x58004150 0x00000000 DSI1_VC_IRQSTATUS_3 0x58004158 0x00000000 DSI1_VC_IRQENABLE_3 0x5800415c 0x00000000 DSI1_VC_CTRL_4 0x58004160 0x00000000 DSI1_VC_TE_4 0x58004164 0x00000000 DSI1_VC_LONG_PACKET_HEADER_4 0x58004168 0x00000000 DSI1_VC_LONG_PACKET_PAYLOAD_4 0x5800416c 0x00000000 DSI1_VC_SHORT_PACKET_HEADER_4 0x58004170 0x00000000 DSI1_VC_IRQSTATUS_4 0x58004178 0x00000000 DSI1_VC_IRQENABLE_4 0x5800417c 0x00000000 |
DISPC regs after omap4_dss_enablekc1 # omap4_dss_enable kc1 # md 0x48041000 48041000: 00000040 00000000 00000000 00000000 @............... 48041010: 00002015 00000001 00060200 00000000 . .............. 48041020: 00000000 00000000 00000000 00000000 ................ 48041030: 00000000 00000000 00000000 00000000 ................ 48041040: 00000000 00020000 00000000 00000000 ................ 48041050: 00000000 00000000 00000000 00000000 ................ 48041060: 00000000 00000000 00000000 00000000 ................ 48041070: 00040001 ffffffff 00000000 00000000 ................ 48041080: 9fd98000 00000000 00000000 025703ff ..............W. 48041090: 00000000 00000000 00000000 00000000 ................ 480410a0: 4e00408d 04ff0230 00000500 00000001 [email protected]........... 480410b0: 00000001 00000000 00000000 00000000 ................ 480410c0: 00000000 00000000 00000000 00008400 ................ 480410d0: 07ff07f8 00000800 00000001 00000001 ................ 480410e0: 04000400 00000000 00000000 00000000 ................ 480410f0: 00000000 00000000 00000000 00000000 ................ kc1 # md 0x48041100 48041100: 00000000 00000000 00000000 00000000 ................ 48041110: 00000000 00000000 00000000 00000000 ................ 48041120: 00000000 00000000 00000000 00000000 ................ 48041130: 00000000 00000000 00000000 00000000 ................ 48041140: 00000000 00000000 00000000 00000000 ................ 48041150: 00000000 00000000 00000000 00008400 ................ 48041160: 07ff07f8 00000800 00000001 00000001 ................ 48041170: 04000400 00000000 00000000 00000000 ................ 48041180: 00000000 00000000 00000000 00000000 ................ 48041190: 00000000 00000000 00000000 00000000 ................ 480411a0: 00000000 00000000 00000000 00000000 ................ 480411b0: 00000000 00000000 00000000 00000000 ................ 480411c0: 00000000 00000000 00000000 00000000 ................ 480411d0: 00000000 00000000 00000000 00000000 ................ 480411e0: 00000000 00000000 00000000 00000000 ................ 480411f0: 00000000 00000000 00000000 00000000 ................ kc1 # md 0x48041200 48041200: 00000000 00000000 00000000 00000000 ................ 48041210: 00000000 00000000 00000000 00000000 ................ 48041220: 00000000 00000000 00000000 000004ff ................ 48041230: 00000100 00000100 00000309 00000000 ................ 48041240: 00000000 00000000 00000000 00000000 ................ 48041250: 00000000 00000000 00000000 00000000 ................ 48041260: 00000000 00000000 00000000 00000000 ................ 48041270: 00000000 00000000 00000000 00000000 ................ 48041280: 00000000 00000000 00000000 00000000 ................ 48041290: 00000000 00000000 00000000 00000000 ................ 480412a0: 00000000 00000000 00000000 00000000 ................ 480412b0: 00000000 00000000 00000000 00000000 ................ 480412c0: 00000000 00000000 00000000 00000000 ................ 480412d0: 00000000 00000000 00000000 00000000 ................ 480412e0: 00000000 00000000 00000000 00000000 ................ 480412f0: 00000000 00000000 00000000 00000000 ................ kc1 # md 0x48041300 48041300: 00000000 00000000 00000000 00000000 ................ 48041310: 00000000 00000000 00000000 00000000 ................ 48041320: 00000000 00000000 00000000 00000000 ................ 48041330: 00000000 00000000 00000000 00000000 ................ 48041340: 00000000 00000000 00000000 00000000 ................ 48041350: 00000000 00000000 00000000 00000000 ................ 48041360: 00000000 00000000 00000000 00000000 ................ 48041370: 00008400 00000000 00000000 00000000 ................ 48041380: 00000000 00000000 00000800 07ff07f8 ................ 48041390: 04000400 00000000 00000001 00000000 ................ 480413a0: 00000100 00000001 00000000 00000000 ................ 480413b0: 00000000 00000000 00000000 00000000 ................ 480413c0: 00000000 00000000 00000000 025703ff ..............W. 480413d0: 00000000 00000000 00000000 00000000 ................ 480413e0: 00000000 00000000 00000000 00000000 ................ 480413f0: 00000000 00000000 00000000 00000000 ................ kc1 # md 0x48041400 48041400: 09509f09 01400c02 00003000 00010004 [email protected]...... 48041410: 00000000 00000000 00000000 00000000 ................ 48041420: 00000000 00000000 00000000 00000000 ................ 48041430: 00000000 00000000 00000000 00000000 ................ 48041440: 00000000 00000000 00000000 00000000 ................ 48041450: 00000000 00000000 00000000 00000000 ................ 48041460: 00000000 00000000 00000000 00000000 ................ 48041470: 00000000 00000000 00000000 00000000 ................ 48041480: 00000000 00000000 00000000 00000000 ................ 48041490: 00000000 00000000 00000000 00000000 ................ 480414a0: 00000000 00000000 00000000 00000000 ................ 480414b0: 00000000 00000000 00000000 00000000 ................ 480414c0: 00000000 00000000 00000000 00000000 ................ 480414d0: 00000000 00000000 00000000 00000000 ................ 480414e0: 00000000 00000000 00000000 00000000 ................ 480414f0: 00000000 00000000 00000000 00000000 ................ kc1 # md 0x48041500 48041500: 00000000 00000000 00000000 00000000 ................ 48041510: 00000000 00000000 00000000 00000000 ................ 48041520: 00000000 00000000 00000000 00000000 ................ 48041530: 00000000 00000000 00000000 00000000 ................ 48041540: 00000000 00000000 00000000 00000000 ................ 48041550: 00000000 00000000 00000000 00000000 ................ 48041560: 00000000 00000000 00000000 00000000 ................ 48041570: 00008000 00000000 00000000 00000000 ................ 48041580: 00000000 00000000 00000800 07ff07f8 ................ 48041590: 04000400 00000000 00000001 00000000 ................ 480415a0: 00000000 00000001 00000000 00000000 ................ 480415b0: 00000000 00000000 00000000 00000000 ................ 480415c0: 00000000 00000000 00000000 00000000 ................ 480415d0: 00000000 00000000 00000000 00000000 ................ 480415e0: 00000000 00000000 00000000 00000000 ................ 480415f0: 00000000 00000000 00000000 00000000 ................ kc1 # md 0x48041600 48041600: 00000000 00000000 00000000 00000000 ................ 48041610: 00000000 00000000 00000000 00000000 ................ 48041620: 00000000 00000000 00000000 00000000 ................ 48041630: 00000000 00000000 00000000 04000400 ................ 48041640: 00000000 00000000 00000000 00000000 ................ 48041650: 00000000 00000000 00000000 00000000 ................ 48041660: 00000000 00000000 00000000 00000000 ................ 48041670: 00000000 00000000 00000000 00000000 ................ 48041680: 00000000 00000000 00000000 00000000 ................ 48041690: 00000000 00000000 00000000 00000000 ................ 480416a0: 00000000 00000000 04000400 00000000 ................ 480416b0: 00000000 00000000 00000000 00000000 ................ 480416c0: 00000000 00000000 00000000 00000000 ................ 480416d0: 00000000 00000000 00000000 00000000 ................ 480416e0: 00000000 00000000 00000000 00000000 ................ 480416f0: 00000000 00000000 00000000 00000000 ................ kc1 # md 0x48041700 48041700: 00000000 00000000 00000000 00000000 ................ 48041710: 00000000 00000000 00000000 00000000 ................ 48041720: 00000000 04000400 00000000 00000000 ................ 48041730: 00000000 00000000 00000000 00000000 ................ 48041740: 00000000 00000000 00000000 00000000 ................ 48041750: 00000000 00000000 00000000 00000000 ................ 48041760: 00000000 00000000 00000000 00000000 ................ 48041770: 00000000 00000000 00000000 00000000 ................ 48041780: 00000000 00000000 00000000 00000000 ................ 48041790: 04000400 00000000 00000000 00000000 ................ 480417a0: 00000000 00000000 00000000 00000000 ................ 480417b0: 00000000 00000000 00000000 00000000 ................ 480417c0: 00000000 00000000 00000000 00000000 ................ 480417d0: 00000000 00000000 00000000 00000000 ................ 480417e0: 00000000 00000000 00000000 00000000 ................ 480417f0: 00000000 00000000 00000000 00000000 ................ kc1 # md 0x48041800 48041800: 246d2240 00040000 00000000 00000000 @"m$............ 48041810: 00000000 00000000 00000000 00000000 ................ 48041820: 00000000 000007f8 00000000 00000000 ................ 48041830: 00000000 00000000 00000000 00000000 ................ 48041840: 00000000 00000000 00000000 00000000 ................ 48041850: 00000000 00000000 00000000 00000000 ................ 48041860: 00000000 00000000 00000000 00000000 ................ 48041870: 00000000 00000000 00000000 00000000 ................ 48041880: 00000000 00000000 00000000 00000000 ................ 48041890: 00000000 00000000 00000000 00000000 ................ 480418a0: 00000000 00000000 00000000 00000000 ................ 480418b0: 00000000 00000000 00000000 00000000 ................ 480418c0: 00000000 00000000 00000000 00000000 ................ 480418d0: 00000000 00000000 00000000 00000000 ................ 480418e0: 00000000 00000000 00000000 00000000 ................ 480418f0: 00000000 00000000 00000000 00000000 ................ DSS reg dumpDSS_REVISION: 0x40 DSS_SYSSTATUS: 0x1 DSS_CTRL: 0x0 DSS_STATUS: 0xaaa1 DISPC_REVISION: 0x40 DISPC_SYSCONFIG: 0x2015 DISPC_SYSSTATUS: 0x1 DISPC_IRQSTATUS: 0x60200 DISPC_IRQENABLE: 0x0 DISPC_CONTROL1: 0x0 DISPC_CONFIG1: 0x20000 DISPC_DEFAULT_COLOR0: 0x0 DISPC_DEFAULT_COLOR1: 0x0 DISPC_TRANS_COLOR0: 0x0 DISPC_TRANS_COLOR1: 0x0 DISPC_LINE_STATUS: 0x0 DISPC_LINE_NUMBER: 0x0 DISPC_TIMING_H1: 0x0 DISPC_TIMING_V1: 0x0 DISPC_POL_FREQ1: 0x0 DISPC_DIVISOR1: 0x40001 DISPC_GLOBAL_ALPHA: 0xffffffff DISPC_SIZE_TV: 0x0 DISPC_SIZE_LCD1: 0x0 DISPC_GFX_BA0: 0x9fd98000 DISPC_GFX_BA1: 0x0 DISPC_GFX_POSITION: 0x0 DISPC_GFX_SIZE: 0x25703ff DISPC_GFX_ATTRIBUTES: 0x4e00408d DISPC_GFX_FIFO_THRESHOLD: 0x4ff0230 DISPC_GFX_FIFO_SIZE_STATUS: 0x500 DISPC_GFX_ROW_INC: 0x1 DISPC_GFX_PIXEL_INC: 0x1 DISPC_GFX_WINDOW_SKIP: 0x0 DISPC_GFX_TABLE_BA: 0x0 DISPC_CONTROL2: 0x309 DISPC_DEFAULT_COLOR2: 0x0 DISPC_TRANS_COLOR2: 0x0 DISPC_SIZE_LCD2: 0x25703ff DISPC_TIMING_H2: 0x9509f09 DISPC_TIMING_V2: 0x1400c02 DISPC_POL_FREQ2: 0x3000 DISPC_DIVISOR2: 0x10004 DISPC_CONFIG2: 0x0 |
DSS regs reference in downstream: hansemro/kc1-linux#25 (reply in thread) |
To bring up DSS driver (in 2021.04_omap4_dss_pwm_dev branch), run the following: |
References:
Relevant branches:
Tasks:
The text was updated successfully, but these errors were encountered: