Skip to content

Commit

Permalink
[lkvs] [amx] Test Enhance: simplify test scenarios to reduce test time
Browse files Browse the repository at this point in the history 
simplify amx testcases configuration, to reduce amx functional test
execution time

[Test Components] amx
[Test Types] any
[Supported Devices] all-generic

Signed-off-by: Hongyu Ning <[email protected]>
  • Loading branch information
@hongyuni @ysun
hongyuni authored and ysun committed Jul 4, 2024
1 parent aa5f494 commit 0f61ed5
Show file tree
Hide file tree
Showing 2 changed files with 72 additions and 72 deletions.
72 changes: 36 additions & 36 deletions scenario/emr-oa/tests-amx
View file
Original file line number Diff line number Diff line change
Expand Up @@ -17,40 +17,40 @@
# -i, --instruction-type [0:TDPBF16PS 1:TDPBSSD 2:TDPBSUD 3:TDPBUSD 4:TDPBUUD]

# functional tests
tmul -b 0 -t 10 -c 10 -i 0
tmul -b 1 -t 10 -c 10 -i 0
tmul -b 2 -t 10 -c 10 -i 0
tmul -b 3 -t 10 -c 10 -i 0
tmul -b 4 -t 10 -c 100000 -i 0
tmul -b 5 -t 10 -c 10 -i 0
tmul -b 0 -t 10 -c 10 -i 1
tmul -b 1 -t 10 -c 10 -i 1
tmul -b 2 -t 10 -c 10 -i 1
tmul -b 3 -t 10 -c 10 -i 1
tmul -b 4 -t 10 -c 100000 -i 1
tmul -b 5 -t 10 -c 10 -i 1
tmul -b 0 -t 10 -c 10 -i 2
tmul -b 1 -t 10 -c 10 -i 2
tmul -b 2 -t 10 -c 10 -i 2
tmul -b 3 -t 10 -c 10 -i 2
tmul -b 4 -t 10 -c 100000 -i 2
tmul -b 5 -t 10 -c 10 -i 2
tmul -b 0 -t 10 -c 10 -i 3
tmul -b 1 -t 10 -c 10 -i 3
tmul -b 2 -t 10 -c 10 -i 3
tmul -b 3 -t 10 -c 10 -i 3
tmul -b 4 -t 10 -c 100000 -i 3
tmul -b 5 -t 10 -c 10 -i 3
tmul -b 0 -t 10 -c 10 -i 4
tmul -b 1 -t 10 -c 10 -i 4
tmul -b 2 -t 10 -c 10 -i 4
tmul -b 3 -t 10 -c 10 -i 4
tmul -b 4 -t 10 -c 100000 -i 4
tmul -b 5 -t 10 -c 10 -i 4
tmul -b 0 -t 2 -c 2 -i 0
tmul -b 1 -t 2 -c 2 -i 0
tmul -b 2 -t 2 -c 2 -i 0
tmul -b 3 -t 2 -c 2 -i 0
tmul -b 4 -t 2 -c 10 -i 0
tmul -b 5 -t 2 -c 2 -i 0
tmul -b 0 -t 2 -c 2 -i 1
tmul -b 1 -t 2 -c 2 -i 1
tmul -b 2 -t 2 -c 2 -i 1
tmul -b 3 -t 2 -c 2 -i 1
tmul -b 4 -t 2 -c 10 -i 1
tmul -b 5 -t 2 -c 2 -i 1
tmul -b 0 -t 2 -c 2 -i 2
tmul -b 1 -t 2 -c 2 -i 2
tmul -b 2 -t 2 -c 2 -i 2
tmul -b 3 -t 2 -c 2 -i 2
tmul -b 4 -t 2 -c 10 -i 2
tmul -b 5 -t 2 -c 2 -i 2
tmul -b 0 -t 2 -c 2 -i 3
tmul -b 1 -t 2 -c 2 -i 3
tmul -b 2 -t 2 -c 2 -i 3
tmul -b 3 -t 2 -c 2 -i 3
tmul -b 4 -t 2 -c 10 -i 3
tmul -b 5 -t 2 -c 2 -i 3
tmul -b 0 -t 2 -c 2 -i 4
tmul -b 1 -t 2 -c 2 -i 4
tmul -b 2 -t 2 -c 2 -i 4
tmul -b 3 -t 2 -c 2 -i 4
tmul -b 4 -t 2 -c 10 -i 4
tmul -b 5 -t 2 -c 2 -i 4

# stress tests
tmul -b 1 -t 10000 -c 10 -i 0
tmul -b 1 -t 10000 -c 10 -i 1
tmul -b 1 -t 10000 -c 10 -i 2
tmul -b 1 -t 10000 -c 10 -i 3
tmul -b 1 -t 10000 -c 10 -i 4
# stress tests all skipped to simplify test execution
# tmul -b 1 -t 10000 -c 10 -i 0
# tmul -b 1 -t 10000 -c 10 -i 1
# tmul -b 1 -t 10000 -c 10 -i 2
# tmul -b 1 -t 10000 -c 10 -i 3
# tmul -b 1 -t 10000 -c 10 -i 4
72 changes: 36 additions & 36 deletions scenario/emr-oe/tests-amx
View file
Original file line number Diff line number Diff line change
Expand Up @@ -17,40 +17,40 @@
# -i, --instruction-type [0:TDPBF16PS 1:TDPBSSD 2:TDPBSUD 3:TDPBUSD 4:TDPBUUD]

# functional tests
tmul -b 0 -t 10 -c 10 -i 0
tmul -b 1 -t 10 -c 10 -i 0
tmul -b 2 -t 10 -c 10 -i 0
tmul -b 3 -t 10 -c 10 -i 0
tmul -b 4 -t 10 -c 100000 -i 0
tmul -b 5 -t 10 -c 10 -i 0
tmul -b 0 -t 10 -c 10 -i 1
tmul -b 1 -t 10 -c 10 -i 1
tmul -b 2 -t 10 -c 10 -i 1
tmul -b 3 -t 10 -c 10 -i 1
tmul -b 4 -t 10 -c 100000 -i 1
tmul -b 5 -t 10 -c 10 -i 1
tmul -b 0 -t 10 -c 10 -i 2
tmul -b 1 -t 10 -c 10 -i 2
tmul -b 2 -t 10 -c 10 -i 2
tmul -b 3 -t 10 -c 10 -i 2
tmul -b 4 -t 10 -c 100000 -i 2
tmul -b 5 -t 10 -c 10 -i 2
tmul -b 0 -t 10 -c 10 -i 3
tmul -b 1 -t 10 -c 10 -i 3
tmul -b 2 -t 10 -c 10 -i 3
tmul -b 3 -t 10 -c 10 -i 3
tmul -b 4 -t 10 -c 100000 -i 3
tmul -b 5 -t 10 -c 10 -i 3
tmul -b 0 -t 10 -c 10 -i 4
tmul -b 1 -t 10 -c 10 -i 4
tmul -b 2 -t 10 -c 10 -i 4
tmul -b 3 -t 10 -c 10 -i 4
tmul -b 4 -t 10 -c 100000 -i 4
tmul -b 5 -t 10 -c 10 -i 4
tmul -b 0 -t 2 -c 2 -i 0
tmul -b 1 -t 2 -c 2 -i 0
tmul -b 2 -t 2 -c 2 -i 0
tmul -b 3 -t 2 -c 2 -i 0
tmul -b 4 -t 2 -c 10 -i 0
tmul -b 5 -t 2 -c 2 -i 0
tmul -b 0 -t 2 -c 2 -i 1
tmul -b 1 -t 2 -c 2 -i 1
tmul -b 2 -t 2 -c 2 -i 1
tmul -b 3 -t 2 -c 2 -i 1
tmul -b 4 -t 2 -c 10 -i 1
tmul -b 5 -t 2 -c 2 -i 1
tmul -b 0 -t 2 -c 2 -i 2
tmul -b 1 -t 2 -c 2 -i 2
tmul -b 2 -t 2 -c 2 -i 2
tmul -b 3 -t 2 -c 2 -i 2
tmul -b 4 -t 2 -c 10 -i 2
tmul -b 5 -t 2 -c 2 -i 2
tmul -b 0 -t 2 -c 2 -i 3
tmul -b 1 -t 2 -c 2 -i 3
tmul -b 2 -t 2 -c 2 -i 3
tmul -b 3 -t 2 -c 2 -i 3
tmul -b 4 -t 2 -c 10 -i 3
tmul -b 5 -t 2 -c 2 -i 3
tmul -b 0 -t 2 -c 2 -i 4
tmul -b 1 -t 2 -c 2 -i 4
tmul -b 2 -t 2 -c 2 -i 4
tmul -b 3 -t 2 -c 2 -i 4
tmul -b 4 -t 2 -c 10 -i 4
tmul -b 5 -t 2 -c 2 -i 4

# stress tests
tmul -b 1 -t 10000 -c 10 -i 0
tmul -b 1 -t 10000 -c 10 -i 1
tmul -b 1 -t 10000 -c 10 -i 2
tmul -b 1 -t 10000 -c 10 -i 3
tmul -b 1 -t 10000 -c 10 -i 4
# stress tests all skipped to simplify test execution
# tmul -b 1 -t 10000 -c 10 -i 0
# tmul -b 1 -t 10000 -c 10 -i 1
# tmul -b 1 -t 10000 -c 10 -i 2
# tmul -b 1 -t 10000 -c 10 -i 3
# tmul -b 1 -t 10000 -c 10 -i 4

0 comments on commit 0f61ed5

Please sign in to comment.