{"payload":{"header_redesign_enabled":false,"results":[{"id":"278171346","archived":false,"color":"#e4cc98","followers":2,"has_funding_file":false,"hl_name":"jdibenes/fpga_modules","hl_trunc_description":"Collection of FPGA modules for video capture and processing.","language":"Tcl","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":278171346,"name":"fpga_modules","owner_id":58836755,"owner_login":"jdibenes","updated_at":"2023-02-03T23:46:01.199Z","has_issues":true}},"sponsorable":false,"topics":["fpga","matlab","vhdl","tcl","video-processing","vivado","zcu102","ultrascale-plus"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":74,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ajdibenes%252Ffpga_modules%2B%2Blanguage%253ATcl","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/jdibenes/fpga_modules/star":{"post":"8Zt0n3pxFWxrS9ixHrXKGThMzhgqGD5G2fHk3kKeOY7xpjasqRey1DXFcG-7PP-U2-sHnXhVEPDweA82KcwKRg"},"/jdibenes/fpga_modules/unstar":{"post":"5cIQqCue-iDkaTNmmJctAciitrThGJFx-oXbdAbQ8_t_jER0DUfFC1F190Z1W0QERzJryu_6GuPHOKryF9b4vg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"XpwVW9VHhGrPjVtwVh4skH9fXfBKNSYI8Avx34yGyiEpoN2XFvxaneigj7FmiOBcNEmpRME02HXmcibwEW4-Bg"}}},"title":"Repository search results"}