-
Notifications
You must be signed in to change notification settings - Fork 1
Digital Design
Joe edited this page Sep 18, 2024
·
5 revisions
- Types of Modelling Verilog Codes
- MultiBit Numbers
- Basic Gates with Universal Gates
- Boolean Operations
- Common Tables for Flip Flops and Stuff
Most of the codes with test benches can be run in EDA Playground.
Use the settings as shown below:


The other programs require an FPGA to test on.
The software used for those experiments is the Intel Quartus® Prime.
EPWave defaults waveform signals to Hexadecimal (Output of this code):

To Display the waveform in Binary, Switch from Hex
to Binary
in the Radix
menu


The final output should be

- Formatting, Snippets and Syntax Highlighting Masahiro Hiramori | Verilog-HDL/SystemVerilog/Bluespec SystemVerilog