Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Want to know some details of the back #346

Open
ekikun opened this issue May 27, 2021 · 1 comment
Open

Want to know some details of the back #346

ekikun opened this issue May 27, 2021 · 1 comment

Comments

@ekikun
Copy link

ekikun commented May 27, 2021

Hi I'm a freshman of HDL, our Compilers Principles teacher ask us to study how to translate nMigen into RTLIL, then translate it into
Verilog. Could you give me a guide on how to read your back translation source code?I would really appreciate any help you can give me.

@ekikun
Copy link
Author

ekikun commented May 27, 2021

I want to konw the function of pysim.py and it's relations with rtlit.py and verilog.py

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant