src_files.yml

cv32e40p_regfile_rtl:
  targets: [
    rtl,
    tsmc55,
    gf22,
  ]
  incdirs: [
    ./rtl/include,
  ]
  files: [
    ./rtl/cv32e40p_register_file_test_wrap.sv,
    ./rtl/cv32e40p_register_file_latch.sv,
  ]

riscv:
  vlog_opts: [
    -L fpnew_lib,
  ]
  incdirs: [
    ./rtl/include,
    ../../rtl/includes,
  ]
  files: [
    ./rtl/include/cv32e40p_apu_core_pkg.sv,
    ./rtl/include/cv32e40p_pkg.sv,
    ./rtl/cv32e40p_alu.sv,
    ./rtl/cv32e40p_alu_div.sv,
    ./rtl/cv32e40p_ff_one.sv,
    ./rtl/cv32e40p_popcnt.sv,
    ./rtl/cv32e40p_compressed_decoder.sv,
    ./rtl/cv32e40p_controller.sv,
    ./rtl/cv32e40p_cs_registers.sv,
    ./rtl/cv32e40p_decoder.sv,
    ./rtl/cv32e40p_int_controller.sv,
    ./rtl/cv32e40p_ex_stage.sv,
    ./rtl/cv32e40p_hwloop_controller.sv,
    ./rtl/cv32e40p_hwloop_regs.sv,
    ./rtl/cv32e40p_id_stage.sv,
    ./rtl/cv32e40p_if_stage.sv,
    ./rtl/cv32e40p_load_store_unit.sv,
    ./rtl/cv32e40p_mult.sv,
    ./rtl/cv32e40p_prefetch_buffer.sv,
    ./rtl/cv32e40p_obi_interface.sv
    ./rtl/cv32e40p_prefetch_controller.sv
    ./rtl/cv32e40p_sleep_unit.sv
    ./rtl/cv32e40p_core.sv,
    ./rtl/cv32e40p_apu_disp.sv,
    ./rtl/cv32e40p_fetch_fifo.sv,
  ]
cv32e40p_vip_rtl:
  targets: [
    rtl,
  ]
  incdirs: [
    ./rtl/include,
  ]
  files: [
    ./bhv/cv32e40p_sim_clock_gate.sv,
  ]
  flags: [
    skip_synthesis,
  ]

cv32e40p_regfile_rtl:
  targets: [
    rtl,
    tsmc55,
    gf22,
  ]
  incdirs: [
    ./rtl/include,
  ]
  files: [
    ./rtl/cv32e40p_register_file_test_wrap.sv,
    ./rtl/cv32e40p_register_file_latch.sv,
  ]

cv32e40p_regfile_verilator:
  targets: [
    verilator,
  ]
  files: [
    ./rtl/cv32e40p_register_file_ff.sv,
  ]
cv32e40p_regfile_fpga:
  targets: [
    xilinx,
  ]
  incdirs: [
    ./rtl/include,
  ]
  files: [
    ./rtl/cv32e40p_register_file_test_wrap.sv,
    ./rtl/cv32e40p_register_file_ff.sv,
  ]

tb_riscv:
  sim_tools: [
    questa
  ]
  synth_tools: [
    mentor
  ]
  targets: [
      rtl,
  ]
  flags: [
    skip_synthesis,
  ]
  incdirs: [
    tb/tb_riscv/include,
    rtl/include,
  ]
  files: [
    tb/tb_riscv/include/perturbation_pkg.sv,
    tb/tb_riscv/riscv_simchecker.sv,
    tb/tb_riscv/tb_riscv_core.sv,
    tb/tb_riscv/riscv_perturbation.sv,
    tb/tb_riscv/riscv_random_interrupt_generator.sv,
    tb/tb_riscv/riscv_random_stall.sv,
  ]