Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Optimisation of SRAM memory pinout for subsequent BlackIce revisions #23

Open
folknology opened this issue Mar 27, 2018 · 0 comments
Open

Comments

@folknology
Copy link
Contributor

I notice @lawrie has a desire for certain signals RAM_OE and WE being in different groups to enable use of inverted clock function in IO section. However the linked solution ends up using the DDR mode in order to solve the timing issues in another way which may well be more flexible. This therefore is a temporary place holder discussions about any potential optimisations of the SRAM-Ice40 current pinout choices including issues described in the link. Feel free to discuss..

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant