{"payload":{"header_redesign_enabled":false,"results":[{"id":"177913199","archived":false,"color":"#b2b7f8","followers":29,"has_funding_file":false,"hl_name":"neogeodev/NeoChips","hl_trunc_description":"Replacement \"chips\" for NeoGeo systems","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":177913199,"name":"NeoChips","owner_id":4984030,"owner_login":"neogeodev","updated_at":"2024-05-28T14:13:06.810Z","has_issues":true}},"sponsorable":false,"topics":["asic","fpga","clone","electronics","layout","logic","pcb","arcade","verilog","repair","fix","chips","gerber","neogeo","preservation","cpld","neo-geo","snk"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":80,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aneogeodev%252FNeoChips%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/neogeodev/NeoChips/star":{"post":"NhE_5VJqpKq_qn04x8VtODsI1AjvdU3ax_TU0jS1MPxtusXylkoRaygNLOjbCxahaJik6U2P2ORfIyUCWUDJFw"},"/neogeodev/NeoChips/unstar":{"post":"GjO24Es3RCUS7wUJWwuxi2IcOJSWsFugI4sABS2Cy1pluEkMB_JqsBaSVo-fenciOLlP9K8igjR5sBnL8RdhSw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Ww9LbSjLe3uK6N2DoRgN-oxUs4u0I-QLdlE0TX0qvzDuWTOs9dbEQuXrDJr6Faj6y9l4omvfyg0sL20VBcFMmA"}}},"title":"Repository search results"}