Skip to content

Vital TimingChecksOn optimization #804

Open
@avelure

Description

@avelure

Vital models normally have a boolean TimingChecksOn generic in their entity which is by default set to true. Depending on the models optimization it might not be used, but when it is used it is normally used to disable parts of the model that checks timing.
Modelsim has a parameter which sets the generic to false. Would this be something that could be easily be implemented?

From Questa and Modelsim manual:

(optional) Removes all timing check entries from the design as it is optimized. To disable
checks on individual instances, use the tcheck_set command.
Specifying vopt +notimingchecks or -GTimingChecks=<FALSE/TRUE> will fix the
TimingChecksOn generic value in VITAL models to FALSE for simulation. As a
consequence, using vsim +notimingchecks at simulation may not have any effect on the
simulation, depending on the optimization of the model.
(optional) Removes Verilog timing checks and disables VITAL timing checks for all
instances in the specified design (This option sets the generic TimingChecksOn to FALSE
for all VHDL Vital models with the Vital_level0 or Vital_level1 attribute. Does not affect
generics with the name TimingChecksOn on non-VITAL models.) By default, Verilog
timing check system tasks ($setup, $hold,…) in specify blocks are enabled. For VITAL, the
ASIC or FPGA vendor controls the timing check default, but most default to enabled.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions