{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":668095010,"defaultBranch":"master","name":"PSoC5_DmaTest","ownerLogin":"nlshipp","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-07-19T02:44:33.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/12283528?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1689734727.0","currentOid":""},"activityList":{"items":[{"before":"583e2f4352ed730546df0862c9c01717c56a029d","after":"55a75b7562a390bb6cf94bc2ff216ff126c34ef3","ref":"refs/heads/master","pushedAt":"2023-12-24T04:42:49.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"BitRev_C - fix race condition in ctrl TD chain\n\n - Disable the ctrl TD DRQ line in the first TD otherwise a\n   double edge on the DRQ can cause the ctrl TD chain to execute\n   twice before the data TD chain can execute leading to data\n   loss.","shortMessageHtmlLink":"BitRev_C - fix race condition in ctrl TD chain"}},{"before":"98e506f21e5823c6be79de46ac4cc91688f431a4","after":"583e2f4352ed730546df0862c9c01717c56a029d","ref":"refs/heads/master","pushedAt":"2023-08-28T17:39:33.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"Merge commit changes from upstream.","shortMessageHtmlLink":"Merge commit changes from upstream."}},{"before":"f45b7220989495c3115c05536dc58540d0b30953","after":"98e506f21e5823c6be79de46ac4cc91688f431a4","ref":"refs/heads/master","pushedAt":"2023-08-28T17:38:26.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"Add readme to project","shortMessageHtmlLink":"Add readme to project"}},{"before":"5bd2457c95a52ea6475115c4b047531f28f0f0b2","after":"f45b7220989495c3115c05536dc58540d0b30953","ref":"refs/heads/master","pushedAt":"2023-08-15T00:51:47.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"Update README.md","shortMessageHtmlLink":"Update README.md"}},{"before":"829d5ea4ff7bb7c8dcc8ad1bb534402d1d20e04e","after":"5bd2457c95a52ea6475115c4b047531f28f0f0b2","ref":"refs/heads/master","pushedAt":"2023-08-15T00:49:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"Create README.md","shortMessageHtmlLink":"Create README.md"}},{"before":"1b3b13ba3ddb56ecf9e6286ecc7e2d0aa4f9d85b","after":"829d5ea4ff7bb7c8dcc8ad1bb534402d1d20e04e","ref":"refs/heads/master","pushedAt":"2023-07-23T18:13:13.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"Add dma tests to remaining variants C and D.","shortMessageHtmlLink":"Add dma tests to remaining variants C and D."}},{"before":"f66a0598fe0cf6d11c94ea29b5da26de9f4526ec","after":"1b3b13ba3ddb56ecf9e6286ecc7e2d0aa4f9d85b","ref":"refs/heads/master","pushedAt":"2023-07-23T00:56:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"dmaTest - finish test cases for variant A\n\n - Add test case to test combined input and output queues\n\n - Factor reset_TD to separate function.\n\n - Reset sticky DRQ after manual output queue processing test.","shortMessageHtmlLink":"dmaTest - finish test cases for variant A"}},{"before":"211f7b7f7a75bc5320bcbe9def4fb33f511bdc16","after":"f66a0598fe0cf6d11c94ea29b5da26de9f4526ec","ref":"refs/heads/master","pushedAt":"2023-07-23T00:01:58.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"dmaTest_A - add full DMA test case for entire block\n\n - Add test case for DMA on input queue and manual output queue\n   processing.\n\n - Add test case for DMA on output queue and manual input queue\n   processing.","shortMessageHtmlLink":"dmaTest_A - add full DMA test case for entire block"}},{"before":"d80dbd6a637d076e379cf3c456ea42bbf48ad384","after":"211f7b7f7a75bc5320bcbe9def4fb33f511bdc16","ref":"refs/heads/master","pushedAt":"2023-07-22T04:16:08.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"DmaTest_D - add BitReverse api and test program for D\n\n - Add API files for BitReverse_D.\n\n - Add simple test program for D.","shortMessageHtmlLink":"DmaTest_D - add BitReverse api and test program for D"}},{"before":"4451f223e29849552997b4c7c27cee840da68e3d","after":"d80dbd6a637d076e379cf3c456ea42bbf48ad384","ref":"refs/heads/master","pushedAt":"2023-07-22T00:55:19.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"Add 4 bit reversal variants\n\n - BitReverse_A - Uses S/R flip flop to keep track of which DMA channel\n   is running. ctrl_DMA and data_DMA are single TD channels.\n   Uses 4 macrocells and 3 P-terms.\n\n - BitReverse_B - Same as A variant but uses toggle flip flop.\n   Uses 4 macrocells and 3 P-terms.\n\n - BitReverse_C - Uses control reg written by DMA channels to keep\n   track of which DMA channel is running. ctrl_DMA and data_DMA use\n   2 TDs each.  One to write control/data values, and the other to\n   update the control register.\n   Uses 3 macrocells and 2 P-terms.\n\n - BitReverse_D - Uses single DMA channel and two control/status\n   registers wired with swapped pins to reverse bits without table\n   lookup. DMA drq input is level driven directly from fifo, not\n   edge driven like A, B and C.\n   Uses 3 macrocells and 2 P-terms, but has possibly more complex\n   signal routing due to 8 added wires connecting control and status.\n\n - Simple test of BitReverse_A completed.","shortMessageHtmlLink":"Add 4 bit reversal variants"}},{"before":"c8f5269f487daea758a27cb9d43d8cee0a2d0fcc","after":"4451f223e29849552997b4c7c27cee840da68e3d","ref":"refs/heads/master","pushedAt":"2023-07-19T03:40:17.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"Remove references to PSoC lib 4.1 in project files","shortMessageHtmlLink":"Remove references to PSoC lib 4.1 in project files"}},{"before":"c0c83c0c63e66f5df3769196d325e30b8f907d3f","after":"c8f5269f487daea758a27cb9d43d8cee0a2d0fcc","ref":"refs/heads/master","pushedAt":"2023-07-19T03:15:34.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"Dual port FIFO - rename output wires\n\n - Change fxIn/Out to fxNotFull and fxEmpty","shortMessageHtmlLink":"Dual port FIFO - rename output wires"}},{"before":null,"after":"c0c83c0c63e66f5df3769196d325e30b8f907d3f","ref":"refs/heads/master","pushedAt":"2023-07-19T02:45:27.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"nlshipp","name":"N S","path":"/nlshipp","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12283528?s=80&v=4"},"commit":{"message":"Dual port FIFO - Add exercise code to psoc project\n\n - Add KitProg UART at 57600 baud for status.\n\n - Add simple exercise code to main() that adds a byte, removes\n   a byte, adds 4 bytes and removes 4 bytes. FIFO status is\n   printed after each operation.","shortMessageHtmlLink":"Dual port FIFO - Add exercise code to psoc project"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAD0R5KCwA","startCursor":null,"endCursor":null}},"title":"Activity · nlshipp/PSoC5_DmaTest"}