Skip to content

Activity

Showing most recent first

re-format openofdm_rx_s_axi.v

JiaoXianjunpushed 102 commits to dot11zynq_nlnet_fpga_2025 • 39cec9f…2bb3ad1 • 
13 days ago

re-format openofdm_rx_s_axi.v

JiaoXianjunpushed 1 commit to dot11zynq • c371ce9…2bb3ad1 • 
13 days ago

re-format openofdm_rx_s_axi.v

JiaoXianjunpushed 101 commits to dot11zynq • 39cec9f…c371ce9 • 
13 days ago

parse borad for e310v2

Force push
JiaoXianjunforce pushed to dot11zynq_nlnet_fpga_2025 • a3d7868…39cec9f • 
16 days ago

add rot_after_fft, and xci file of the divider used in it

JiaoXianjunpushed 2 commits to dot11zynq_nlnet_fpga_2025 • 39cec9f…a3d7868 • 
16 days ago

parse borad for e310v2

JiaoXianjuncreated dot11zynq_nlnet_fpga_2025 • 39cec9f • 
16 days ago

Deleted branch

JiaoXianjundeleted ext_stf_ltf_sync • 
on Dec 6, 2023

Add ext phase_offset option to override sync_short result

JiaoXianjunpushed 1 commit to ext_stf_ltf_sync • 079ad12…9585fed • 
on Oct 13, 2023

Add ext sync option for sync_short/long

JiaoXianjuncreated ext_stf_ltf_sync • 079ad12 • 
on Oct 12, 2023

parse borad for e310v2

Pull request merge
JiaoXianjunpushed 1 commit to dot11zynq • 747101d…39cec9f • 
on May 8, 2023

Channel estimation and equalizer using High-Level Synthesis

HavingaThijscreated dot11zynq_hls • f0c93c6 • 
on May 3, 2023