{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"opentitan","owner":"lowRISC","isFork":false,"description":"OpenTitan: Open source silicon root of trust","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":305,"issueCount":1126,"starsCount":2441,"forksCount":730,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-14T12:15:45.507Z"}},{"type":"Public","name":"ibex","owner":"lowRISC","isFork":false,"description":"Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.","allTopics":["hardware","risc-v","rv32","cpucore"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":25,"issueCount":170,"starsCount":1301,"forksCount":500,"license":"Apache License 2.0","participation":[4,0,2,0,1,2,3,0,3,0,0,5,0,3,0,0,0,0,6,0,2,1,3,1,1,1,4,0,6,6,1,0,3,1,1,0,3,0,0,0,0,1,0,0,0,6,0,1,2,4,7,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-04T23:05:21.005Z"}},{"type":"Public","name":"cheriot-ibex","owner":"lowRISC","isFork":true,"description":"cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":11,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-09T16:06:47.737Z"}},{"type":"Public","name":"muntjac","owner":"lowRISC","isFork":false,"description":"64-bit multicore RISC-V processor","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":67,"forksCount":9,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-13T13:50:45.883Z"}},{"type":"Public","name":"ml4dv","owner":"lowRISC","isFork":false,"description":"Staging area for ml4dv collateral","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-09T17:48:41.179Z"}},{"type":"Public","name":"lowrisc-chip","owner":"lowRISC","isFork":false,"description":"The root repo for lowRISC project and FPGA demos.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":49,"starsCount":593,"forksCount":149,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-03T13:48:33.017Z"}},{"type":"Public archive","name":"rv_plic","owner":"lowRISC","isFork":false,"description":"Implementation of a RISC-V-compatible Platform Interrupt Controller (PLIC). DEPRECATED in favour of the OpenTitan PLIC: <a href=\"https://github.com/lowRISC/opentitan/tree/master/hw/ip/rv_plic\">https://github.com/lowRISC/opentitan/tree/master/hw/ip/rv_plic</a>","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":2,"issueCount":1,"starsCount":7,"forksCount":23,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-06-30T08:41:19.564Z"}},{"type":"Public","name":"gsoc-sim-mem","owner":"lowRISC","isFork":false,"description":"A simulated memory controller for use in FPGA designs that want to model real system performance","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":1,"starsCount":4,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-04-19T13:27:04.735Z"}},{"type":"Public","name":"ariane","owner":"lowRISC","isFork":true,"description":"Ariane is a 6-stage RISC-V CPU","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":107,"forksCount":654,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-12-04T15:50:12.632Z"}},{"type":"Public","name":"ariane-ethernet","owner":"lowRISC","isFork":false,"description":"open-source Ethenet media access controller for Ariane on Genesys-2","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":1,"starsCount":15,"forksCount":5,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-06-24T15:56:28.816Z"}},{"type":"Public","name":"OpenIP","owner":"lowRISC","isFork":true,"description":"Open source IP collection","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":8,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-05-21T16:37:50.333Z"}},{"type":"Public","name":"fpnew","owner":"lowRISC","isFork":true,"description":"[UNRELEASED] Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":108,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-05-14T05:39:29.776Z"}},{"type":"Public","name":"common_cells","owner":"lowRISC","isFork":true,"description":"Common SV components","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":135,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-05-14T05:32:53.176Z"}},{"type":"Public","name":"axi_riscv_atomics","owner":"lowRISC","isFork":true,"description":"AXI Adapter(s) for RISC-V Atomic Operations","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":15,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-05-03T15:02:10.410Z"}},{"type":"Public","name":"axi","owner":"lowRISC","isFork":true,"description":"AXI4 and AXI4-Lite interface definitions and testbench utilities","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":244,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-05-03T15:00:43.487Z"}},{"type":"Public","name":"axi_node","owner":"lowRISC","isFork":true,"description":"AXI X-Bar","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":35,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-03-22T08:22:38.582Z"}},{"type":"Public","name":"axi_mem_if","owner":"lowRISC","isFork":true,"description":"Simple single-port AXI memory interface","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":25,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-03-22T08:21:42.518Z"}},{"type":"Public","name":"riscv-dbg-1","owner":"lowRISC","isFork":true,"description":"RISC-V Debug Support for our PULP Cores","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":70,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-03-21T13:20:14.100Z"}},{"type":"Public","name":"fpga-support","owner":"lowRISC","isFork":true,"description":"IP Blocks to Support Design, Prototyping, and Verification of PULP on FPGAs","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":9,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-03-15T08:10:08.725Z"}},{"type":"Public","name":"tech_cells_generic","owner":"lowRISC","isFork":true,"description":"Technology dependent cells instantiated in the design for generic process (simulation, FPGA)","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":29,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-10-31T12:19:48.584Z"}},{"type":"Public","name":"uvm-components","owner":"lowRISC","isFork":true,"description":"Contains commonly used UVM components (agents, environments and tests).","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":15,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-10-31T12:07:22.344Z"}},{"type":"Public","name":"cfmath","owner":"lowRISC","isFork":true,"description":"Package with Constant Function implementations of mathematical functions for HDL elaboration","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-10-31T11:48:52.681Z"}},{"type":"Public","name":"socip","owner":"lowRISC","isFork":false,"description":"Collection of IP cores usable to lowRISC SoC","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":4,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-07-25T08:31:37.279Z"}},{"type":"Public","name":"lowrisc-vcu108","owner":"lowRISC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-01-16T13:40:14.912Z"}},{"type":"Public","name":"minion_subsystem","owner":"lowRISC","isFork":false,"description":"minion_subsystem for lowrisc rocket core (version 2)","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":3,"issueCount":0,"starsCount":4,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-10-10T14:54:17.740Z"}}],"repositoryCount":25,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"lowRISC repositories"}