Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Atomic load register size #88

Open
BugraEryilmaz opened this issue Nov 26, 2024 · 1 comment
Open

Atomic load register size #88

BugraEryilmaz opened this issue Nov 26, 2024 · 1 comment
Assignees

Comments

@BugraEryilmaz
Copy link
Contributor

Description
The decoder for the LDAQ instruction has a faulty register size.

Steps to Reproduce
Run data caching image with 2 cores
After some time LDAQ instruction will execute and create validation error
Expected Behavior
It loads the correct value to the register.

Actual Behavior
The high bits of the loaded value does not match.

@BugraEryilmaz BugraEryilmaz self-assigned this Nov 26, 2024
@BugraEryilmaz
Copy link
Contributor Author

Fixed: 27e0c11

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant