Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 253 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 253 Bytes

RTLs-Verilog-

This repository contains RTL designs for some basic algorithms. Objective behind maintaining the repo is to practice RTL design and use the link in my resume :). If someone find contents of this repo to be useful, that's a bonus for me.