Skip to content

Activity

Showing most recent first

core: dts: Adaptation for OPTEE 4.0.0

cpaphytecpushed 1 commit to WIP/c.parant@phytec.fr/4.0.0-phy • d9a6942…034956b • 
yesterday

core: dts: Adaptation for OPTEE 4.0.0

nrphytecpushed 1 commit to WIP/n.raimundo@phytec.fr/stm32mp13x_openstlinux • d9a6942…20b4d0a • 
5 days ago

core: dts: rename DT

cpaphytecpushed 16 commits to WIP/c.parant@phytec.fr/4.0.0-phy • d9c4df9…d9a6942 • 
9 days ago

core: lib: scmi-server: update displayed SCP Firmware version

cpaphyteccreated WIP/c.parant@phytec.fr/4.0.0-phy • d9c4df9 • 
9 days ago

core: dts: rename DT

nrphyteccreated WIP/n.raimundo@phytec.fr/stm32mp13x_openstlinux • d9a6942 • 
11 days ago

core: lib: scmi-server: update displayed SCP Firmware version

cpaphyteccreated 4.0.0-phy • d9c4df9 • 
12 days ago

Merge tag '3.16.0-stm32mp-r2.2' into 3.16.0-phy

cpaphytecpushed 6 commits to 3.16.0-phy • d45e852…645ac16 • 
on Sep 12, 2024

core: dts: support other phycore-stm32mp15x versions

cpaphytecpushed 2 commits to 3.16.0-phy • b196dae…d45e852 • 
on Sep 11, 2024

core: dts: stm32mp15xx-phycore-som: modify PLL4 for SDMMC12

cpaphytecpushed 2 commits to 3.16.0-phy • 249b5ff…b196dae • 
on Sep 6, 2024

core: dts: stm32mp13x-phycore-som: modify PLL3 and use PLL3R for sdmmc2

cpaphytecpushed 17 commits to 3.16.0-phy • d9ae56a…249b5ff • 
on Feb 27, 2024

core: dts: stm32mp13x-phycore-som: handle sleep modes and 1Ghz CPU freq

cpaphytecpushed 10 commits to 3.16.0-phy • 0f631da…d9ae56a • 
on Oct 2, 2023

core: verify number of TEE parameters used for standard invocation

cpaphyteccreated 3.16.0-phy • 0f631da • 
on Jul 17, 2023