Skip to content

Commit

Permalink
synth: Fix wrappers (#19)
Browse files Browse the repository at this point in the history
  • Loading branch information
fischeti authored Nov 15, 2023
1 parent 33498e0 commit 6cdfc32
Show file tree
Hide file tree
Showing 7 changed files with 13 additions and 18 deletions.
8 changes: 4 additions & 4 deletions src/floo_narrow_wide_router.sv
Original file line number Diff line number Diff line change
Expand Up @@ -27,7 +27,7 @@ module floo_narrow_wide_router
input logic rst_ni,
input logic test_enable_i,

input id_t xy_id_i,
input id_t id_i,
input addr_rule_t [NumAddrRules-1:0] id_route_map_i,

input floo_req_t [NumInputs-1:0] floo_req_i,
Expand Down Expand Up @@ -95,7 +95,7 @@ module floo_narrow_wide_router
.clk_i,
.rst_ni,
.test_enable_i,
.xy_id_i,
.xy_id_i(id_i),
.id_route_map_i,
.valid_i ( req_valid_in ),
.ready_o ( req_ready_out ),
Expand Down Expand Up @@ -124,7 +124,7 @@ module floo_narrow_wide_router
.clk_i,
.rst_ni,
.test_enable_i,
.xy_id_i,
.xy_id_i(id_i),
.id_route_map_i,
.valid_i ( rsp_valid_in ),
.ready_o ( rsp_ready_out ),
Expand Down Expand Up @@ -152,7 +152,7 @@ module floo_narrow_wide_router
.clk_i,
.rst_ni,
.test_enable_i,
.xy_id_i,
.xy_id_i(id_i),
.id_route_map_i,
.valid_i ( wide_valid_in ),
.ready_o ( wide_ready_out ),
Expand Down
7 changes: 3 additions & 4 deletions src/synth/floo_synth_axi_chimney.sv
Original file line number Diff line number Diff line change
Expand Up @@ -15,7 +15,7 @@ module floo_synth_axi_chimney
output axi_in_rsp_t axi_in_rsp_o,
output axi_out_req_t axi_out_req_o,
input axi_out_rsp_t axi_out_rsp_i,
input xy_id_t xy_id_i,
input xy_id_t id_i,
output floo_req_t floo_req_o,
output floo_rsp_t floo_rsp_o,
input floo_req_t floo_req_i,
Expand All @@ -29,7 +29,7 @@ module floo_synth_axi_chimney
.XYAddrOffsetY ( 32'd20 ),
.MaxTxnsPerId ( MaxTxnsPerId ),
.ReorderBufferSize ( ReorderBufferSize ),
.xy_id_t ( xy_id_t )
.id_t ( xy_id_t )
) i_floo_axi_chimney (
.clk_i,
.rst_ni,
Expand All @@ -39,8 +39,7 @@ module floo_synth_axi_chimney
.axi_in_rsp_o,
.axi_out_req_o,
.axi_out_rsp_i,
.id_i('0),
.xy_id_i,
.id_i,
.floo_req_o,
.floo_rsp_o,
.floo_req_i,
Expand Down
3 changes: 1 addition & 2 deletions src/synth/floo_synth_endpoint.sv
Original file line number Diff line number Diff line change
Expand Up @@ -54,7 +54,7 @@ module floo_synth_endpoint
.XYAddrOffsetY ( 32'd20 ),
.MaxTxnsPerId ( MaxTxnsPerId ),
.ReorderBufferSize ( ReorderBufferSize ),
.xy_id_t ( xy_id_t ),
.id_t ( xy_id_t ),
.CutAx ( CutAx ),
.CutRsp ( CutRsp )
) i_floo_axi_chimney (
Expand All @@ -67,7 +67,6 @@ module floo_synth_endpoint
.axi_out_req_o,
.axi_out_rsp_i,
.id_i('0),
.xy_id_i,
.floo_req_o(chimney_req_out),
.floo_rsp_o(chimney_rsp_out),
.floo_req_i(chimney_req_in),
Expand Down
7 changes: 3 additions & 4 deletions src/synth/floo_synth_narrow_wide_chimney.sv
Original file line number Diff line number Diff line change
Expand Up @@ -19,7 +19,7 @@ module floo_synth_narrow_wide_chimney
output axi_wide_in_rsp_t axi_wide_in_rsp_o,
output axi_wide_out_req_t axi_wide_out_req_o,
input axi_wide_out_rsp_t axi_wide_out_rsp_i,
input xy_id_t xy_id_i,
input xy_id_t id_i,
output floo_req_t floo_req_o,
output floo_rsp_t floo_rsp_o,
input floo_req_t floo_req_i,
Expand Down Expand Up @@ -52,16 +52,15 @@ floo_narrow_wide_chimney #(
.WideReorderBufferSize ( WideReorderBufferSize ),
.CutAx ( CutAx ),
.CutRsp ( CutRsp ),
.xy_id_t ( xy_id_t ),
.id_t ( xy_id_t ),
.sram_cfg_t ( sram_cfg_t )
) i_floo_narrow_wide_chimney (
.clk_i,
.rst_ni,
.test_enable_i(1'b0),
.sram_cfg_i('0),
.id_i('0),
.id_i,
.id_map_i ('0),
.xy_id_i,
.axi_narrow_in_req_i,
.axi_narrow_in_rsp_o,
.axi_narrow_out_req_o,
Expand Down
2 changes: 1 addition & 1 deletion src/synth/floo_synth_narrow_wide_router.sv
Original file line number Diff line number Diff line change
Expand Up @@ -33,7 +33,7 @@ module floo_synth_narrow_wide_router
.clk_i,
.rst_ni,
.test_enable_i,
.xy_id_i,
.id_i(xy_id_i),
.id_route_map_i ('0),
.floo_req_i,
.floo_req_o,
Expand Down
2 changes: 0 additions & 2 deletions test/floo_test_pkg.sv
Original file line number Diff line number Diff line change
Expand Up @@ -41,6 +41,4 @@ package floo_test_pkg;
localparam rob_type_e WideRoBType = NoRoB;
localparam int unsigned WideReorderBufferSize = 32'd128;

`FLOO_NOC_TYPEDEF_XY_ID_T(xy_id_t, NumX, NumY)

endpackage
2 changes: 1 addition & 1 deletion test/tb_floo_dma_mesh.sv
Original file line number Diff line number Diff line change
Expand Up @@ -386,7 +386,7 @@ module tb_floo_dma_mesh;
.clk_i ( clk ),
.rst_ni ( rst_n ),
.test_enable_i ( 1'b0 ),
.xy_id_i ( current_id ),
.id_i ( current_id ),
.id_route_map_i ( '0 ),
.floo_req_i ( req_in ),
.floo_req_o ( req_out ),
Expand Down

0 comments on commit 6cdfc32

Please sign in to comment.