-
Notifications
You must be signed in to change notification settings - Fork 5
/
.gitignore
73 lines (58 loc) · 1.67 KB
/
.gitignore
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
##list taken from http://www.alterawiki.com/wiki/Version_Control (01.10.2015)
######### Quartus II source files
# project files:
### project_name.qpf Quartus II project file
### project_name.qsf Quartus constraint file (lists the hardware constraints defined for a project, from the used chip and pinout to timing constraints)
### project_name.qws Quartus Window Settings ? (the configuration of the Quartus gui for the project, may be omitted)
# top level source files:
### project_name.bdf Block diagram / Schematic file (top level schematic file, there may be many nested files)
### project_name.vhd VHDL file (top level VHDL file)
### project_name.v Verilog file (top level Verilog file)
# component source files:
### component_name.bsf Block Symbol file (component symbol file)
### component_name.vhd VHDL file (top level VHDL file)
### component_name.v Verilog file (top level Verilog file)
# SOPC builder project source files (SOPC builder creates many VHDL or Verilog files, that you do not need to store)
### sopc_project_name.ptf the list and configuration of components selected in the SOPC gui
### sopc_project_name.bsf Block Symbol file (SOPC component symbol file, especially if you modified it)
# Board Description (if you created your own board, the list is incomplete!)
### board_name/class.ptf
# software source files:
### tbd
######## Quartus II binary files
# hardware binary files
### project_name.sof SRAM Object File
# software binary files
### tbd
/*
!/*.gitignore
##
!*.qpf
!*.qsf
*.qws
!*.ppf
!*.qip
##
!*.bdf
!*.vhd
!*.v
##
!*.ptf
!*.bsf
##
!**/class.ptf
##
!*.tbd
##
#!*.sof
##
## tbd
!*.mif
!*.sdc
!*.tcl
!binary/
!docs/
!README.org
!Ethernet/
!Polyphase_FIR/
!Makefile