forked from CTSRD-CHERI/llvm
-
Notifications
You must be signed in to change notification settings - Fork 0
/
CODE_OWNERS.TXT
160 lines (122 loc) · 3.41 KB
/
CODE_OWNERS.TXT
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
This file is a list of the people responsible for ensuring that patches for a
particular part of LLVM are reviewed, either by themself or by someone else.
They are also the gatekeepers for their part of LLVM, with the final word on
what goes in or not.
The list is sorted by surname and formatted to allow easy grepping and
beautification by scripts. The fields are: name (N), email (E), web-address
(W), PGP key ID and fingerprint (P), description (D), and snail-mail address
(S). Each entry should contain at least the (N), (E) and (D) fields.
N: Joe Abbey
D: LLVM Bitcode (lib/Bitcode/* include/llvm/Bitcode/*)
N: Owen Anderson
D: SelectionDAG (lib/CodeGen/SelectionDAG/*)
N: Rafael Avila de Espindola
D: Gold plugin (tools/gold/*)
N: Chandler Carruth
D: Config, ADT, Support, inlining & related passes, SROA/mem2reg & related passes, CMake, library layering
N: Evan Cheng
D: ARM target, parts of code generator not covered by someone else
N: Renato Golin
D: ARM Linux support
N: Eric Christopher
D: Debug Information, autotools/configure/make build, inline assembly
N: Greg Clayton
D: LLDB
N: Peter Collingbourne
D: libclc
N: Anshuman Dasgupta
D: Hexagon Backend
N: Hal Finkel
D: BBVectorize, the loop reroller, alias analysis and the PowerPC target
N: Venkatraman Govindaraju
D: Sparc Backend (lib/Target/Sparc/*)
N: Tobias Grosser
D: Polly
N: James Grosbach
D: MC layer
N: Marshall Clow
D: libc++
N: Justin Holewinski
D: NVPTX Target (lib/Target/NVPTX/*)
N: Lang Hames
D: MCJIT, RuntimeDyld and JIT event listeners
N: Galina Kistanova
D: LLVM Buildbot
N: Anton Korobeynikov
D: Exception handling, Windows codegen, ARM EABI
N: Benjamin Kramer
D: DWARF Parser
N: Sergei Larin
D: VLIW Instruction Scheduling, Packetization
N: Chris Lattner
W: http://nondot.org/~sabre/
D: Everything not covered by someone else
N: Tim Northover
D: AArch64 backend
N: Jakob Olesen
D: Register allocators and TableGen
N: Richard Osborne
D: XCore Backend
N: Chad Rosier
D: Fast-Isel
N: Nadav Rotem
D: X86 Backend, Loop Vectorizer
N: Daniel Sanders
D: MIPS Backend (lib/Target/Mips/*)
N: Richard Sandiford
D: SystemZ Backend
N: Duncan Sands
D: DragonEgg
N: Kostya Serebryany
D: AddressSanitizer, ThreadSanitizer (LLVM parts)
N: Michael Spencer
D: Windows parts of Support, Object, ar, nm, objdump, ranlib, size
N: Tom Stellard
D: R600 Backend
N: Evgeniy Stepanov
D: MemorySanitizer (LLVM part)
N: Andrew Trick
D: IndVar Simplify, Loop Strength Reduction, Instruction Scheduling
N: Bill Wendling
D: libLTO, IR Linker
N: Peter Zotov
D: OCaml bindings