From 24cf8901ff981804d67982963d777de1676613b0 Mon Sep 17 00:00:00 2001 From: calebzulawski Date: Wed, 5 Jun 2024 23:46:37 +0000 Subject: [PATCH] deploy: 8c31005023168bbdea0875faa382bf8d05f46665 --- core_simd/simd/struct.Mask.html | 166 ++++++---- core_simd/simd/struct.Simd.html | 115 ++++--- core_simd/simd/trait.SimdElement.html | 8 +- search-index.js | 2 +- search.desc/core_simd/core_simd-desc-0-.js | 2 +- src/core_simd/masks.rs.html | 84 ----- src/core_simd/masks/full_masks.rs.html | 112 ------- src/core_simd/swizzle.rs.html | 358 ++++++++++++++++++++- src/core_simd/vector.rs.html | 16 +- type.impl/core_simd/simd/struct.Mask.js | 2 +- type.impl/core_simd/simd/struct.Simd.js | 2 +- 11 files changed, 539 insertions(+), 328 deletions(-) diff --git a/core_simd/simd/struct.Mask.html b/core_simd/simd/struct.Mask.html index 7bd98dbddac..70415c06d5c 100644 --- a/core_simd/simd/struct.Mask.html +++ b/core_simd/simd/struct.Mask.html @@ -1,4 +1,4 @@ -Mask in core_simd::simd - Rust

Struct core_simd::simd::Mask

source · 
pub struct Mask<T, const N: usize>(/* private fields */)
+Mask in core_simd::simd - Rust
Struct core_simd::simd::Mask
source · 
pub struct Mask<T, const N: usize>(/* private fields */)
 where
     T: MaskElement,
     LaneCount<N>: SupportedLaneCount;
🔬This is a nightly-only experimental API. (portable_simd)
Expand description
A SIMD vector mask for N elements of width specified by Element.

@@ -6,7 +6,51 @@
 
The layout of this type is unspecified, and may change between platforms
 and/or Rust versions, and code should not assume that it is equivalent to
 [T; N].

-
Implementations§
source§
impl<T, const N: usize> Mask<T, N>
where
+
Implementations§
source§
impl<T, const N: usize> Mask<T, N>
where
+    T: MaskElement,
+    LaneCount<N>: SupportedLaneCount,
source
pub fn reverse(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverse the order of the elements in the mask.

+
source
pub fn rotate_elements_left<const OFFSET: usize>(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Rotates the mask such that the first OFFSET elements of the slice move to the end
+while the last self.len() - OFFSET elements move to the front. After calling rotate_elements_left,
+the element previously at index OFFSET will become the first element in the slice.

+
source
pub fn rotate_elements_right<const OFFSET: usize>(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Rotates the mask such that the first self.len() - OFFSET elements of the mask move to
+the end while the last OFFSET elements move to the front. After calling rotate_elements_right,
+the element previously at index self.len() - OFFSET will become the first element in the slice.

+
source
pub fn interleave(self, other: Self) -> (Self, Self)
🔬This is a nightly-only experimental API. (portable_simd)
Interleave two masks.

+
The resulting masks contain elements taken alternatively from self and other, first
+filling the first result, and then the second.

+
The reverse of this operation is Mask::deinterleave.

+
+
let a = mask32x4::from_array([false, true, false, true]);
+let b = mask32x4::from_array([false, false, true, true]);
+let (x, y) = a.interleave(b);
+assert_eq!(x.to_array(), [false, false, true, false]);
+assert_eq!(y.to_array(), [false, true, true, true]);

+
source
pub fn deinterleave(self, other: Self) -> (Self, Self)
🔬This is a nightly-only experimental API. (portable_simd)
Deinterleave two masks.

+
The first result takes every other element of self and then other, starting with
+the first element.

+
The second result takes every other element of self and then other, starting with
+the second element.

+
The reverse of this operation is Mask::interleave.

+
+
let a = mask32x4::from_array([false, true, false, true]);
+let b = mask32x4::from_array([false, false, true, true]);
+let (x, y) = a.deinterleave(b);
+assert_eq!(x.to_array(), [false, false, false, true]);
+assert_eq!(y.to_array(), [true, true, false, true]);

+
source
pub fn resize<const M: usize>(self, value: bool) -> Mask<T, M>
where
+    LaneCount<M>: SupportedLaneCount,
🔬This is a nightly-only experimental API. (portable_simd)
Resize a mask.

+
If M > N, extends the length of a mask, setting the new elements to value.
+If M < N, truncates the mask to the first M elements.

+
+
let x = mask32x4::from_array([false, true, true, false]);
+assert_eq!(x.resize::<8>(true).to_array(), [false, true, true, false, true, true, true, true]);
+assert_eq!(x.resize::<2>(true).to_array(), [false, true]);

+
source
pub fn extract<const START: usize, const LEN: usize>(self) -> Mask<T, LEN>
where
+    LaneCount<LEN>: SupportedLaneCount,
🔬This is a nightly-only experimental API. (portable_simd)
Extract a vector from another vector.

+
+
let x = mask32x4::from_array([false, true, true, false]);
+assert_eq!(x.extract::<1, 2>().to_array(), [true, true]);

+
source§
impl<T, const N: usize> Mask<T, N>
where
     T: MaskElement,
     LaneCount<N>: SupportedLaneCount,
source
pub fn splat(value: bool) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Construct a mask by setting all elements to the given value.

 
source
pub fn from_array(array: [bool; N]) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts an array of bools to a SIMD mask.

@@ -42,30 +86,14 @@ 
§Panics

 
source
pub fn from_bitmask(bitmask: u64) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a mask from a bitmask.

 
For each bit, if it is set, the corresponding element in the mask is set to true.
 If the mask contains more than 64 elements, the remainder are set to false.

-
source
pub fn to_bitmask_vector(self) -> Simd<u8, N>
🔬This is a nightly-only experimental API. (portable_simd)
Create a bitmask vector from a mask.

-
Each bit is set if the corresponding element in the mask is true.
-The remaining bits are unset.

-
The bits are packed into the first N bits of the vector:

-
-
let mask = mask32x8::from_array([true, false, true, false, false, false, true, false]);
-assert_eq!(mask.to_bitmask_vector()[0], 0b01000101);

-
source
pub fn from_bitmask_vector(bitmask: Simd<u8, N>) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a mask from a bitmask vector.

-
For each bit, if it is set, the corresponding element in the mask is set to true.

-
The bits are packed into the first N bits of the vector:

-
-
let bitmask = u8x8::from_array([0b01000101, 0, 0, 0, 0, 0, 0, 0]);
-assert_eq!(
-    mask32x8::from_bitmask_vector(bitmask),
-    mask32x8::from_array([true, false, true, false, false, false, true, false]),
-);

-
source
pub fn first_set(self) -> Option<usize>
🔬This is a nightly-only experimental API. (portable_simd)
Find the index of the first set element.

+
source
pub fn first_set(self) -> Option<usize>
🔬This is a nightly-only experimental API. (portable_simd)
Find the index of the first set element.

 
 
assert_eq!(mask32x8::splat(false).first_set(), None);
 assert_eq!(mask32x8::splat(true).first_set(), Some(0));
 
 let mask = mask32x8::from_array([false, true, false, false, true, false, false, true]);
 assert_eq!(mask.first_set(), Some(1));

-
source§
impl<T, const N: usize> Mask<T, N>
where
+
source§
impl<T, const N: usize> Mask<T, N>
where
     T: MaskElement,
     LaneCount<N>: SupportedLaneCount,
source
pub fn select<U>(
     self,
@@ -90,75 +118,75 @@ 
§Examples

 let mask = Mask::<i32, 4>::from_array([true, false, false, true]);
 let c = mask.select_mask(a, b);
 assert_eq!(c.to_array(), [true, false, true, false]);
-

Trait Implementations§

source§

impl<T, const N: usize> BitAnd<Mask<T, N>> for bool
where +

Trait Implementations§

source§

impl<T, const N: usize> BitAnd<Mask<T, N>> for bool
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the & operator.
source§

fn bitand(self, rhs: Mask<T, N>) -> Mask<T, N>

Performs the & operation. Read more
source§

impl<T, const N: usize> BitAnd<bool> for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the & operator.
source§

fn bitand(self, rhs: Mask<T, N>) -> Mask<T, N>

Performs the & operation. Read more
source§

impl<T, const N: usize> BitAnd<bool> for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the & operator.
source§

fn bitand(self, rhs: bool) -> Self

Performs the & operation. Read more
source§

impl<T, const N: usize> BitAnd for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the & operator.
source§

fn bitand(self, rhs: bool) -> Self

Performs the & operation. Read more
source§

impl<T, const N: usize> BitAnd for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the & operator.
source§

fn bitand(self, rhs: Self) -> Self

Performs the & operation. Read more
source§

impl<T, const N: usize> BitAndAssign<bool> for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the & operator.
source§

fn bitand(self, rhs: Self) -> Self

Performs the & operation. Read more
source§

impl<T, const N: usize> BitAndAssign<bool> for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

source§

fn bitand_assign(&mut self, rhs: bool)

Performs the &= operation. Read more
source§

impl<T, const N: usize> BitAndAssign for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn bitand_assign(&mut self, rhs: bool)

Performs the &= operation. Read more
source§

impl<T, const N: usize> BitAndAssign for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

source§

fn bitand_assign(&mut self, rhs: Self)

Performs the &= operation. Read more
source§

impl<T, const N: usize> BitOr<Mask<T, N>> for bool
where + LaneCount<N>: SupportedLaneCount,

source§

fn bitand_assign(&mut self, rhs: Self)

Performs the &= operation. Read more
source§

impl<T, const N: usize> BitOr<Mask<T, N>> for bool
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the | operator.
source§

fn bitor(self, rhs: Mask<T, N>) -> Mask<T, N>

Performs the | operation. Read more
source§

impl<T, const N: usize> BitOr<bool> for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the | operator.
source§

fn bitor(self, rhs: Mask<T, N>) -> Mask<T, N>

Performs the | operation. Read more
source§

impl<T, const N: usize> BitOr<bool> for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the | operator.
source§

fn bitor(self, rhs: bool) -> Self

Performs the | operation. Read more
source§

impl<T, const N: usize> BitOr for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the | operator.
source§

fn bitor(self, rhs: bool) -> Self

Performs the | operation. Read more
source§

impl<T, const N: usize> BitOr for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the | operator.
source§

fn bitor(self, rhs: Self) -> Self

Performs the | operation. Read more
source§

impl<T, const N: usize> BitOrAssign<bool> for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the | operator.
source§

fn bitor(self, rhs: Self) -> Self

Performs the | operation. Read more
source§

impl<T, const N: usize> BitOrAssign<bool> for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

source§

fn bitor_assign(&mut self, rhs: bool)

Performs the |= operation. Read more
source§

impl<T, const N: usize> BitOrAssign for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn bitor_assign(&mut self, rhs: bool)

Performs the |= operation. Read more
source§

impl<T, const N: usize> BitOrAssign for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

source§

fn bitor_assign(&mut self, rhs: Self)

Performs the |= operation. Read more
source§

impl<T, const N: usize> BitXor<Mask<T, N>> for bool
where + LaneCount<N>: SupportedLaneCount,

source§

fn bitor_assign(&mut self, rhs: Self)

Performs the |= operation. Read more
source§

impl<T, const N: usize> BitXor<Mask<T, N>> for bool
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the ^ operator.
source§

fn bitxor(self, rhs: Mask<T, N>) -> Self::Output

Performs the ^ operation. Read more
source§

impl<T, const N: usize> BitXor<bool> for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the ^ operator.
source§

fn bitxor(self, rhs: Mask<T, N>) -> Self::Output

Performs the ^ operation. Read more
source§

impl<T, const N: usize> BitXor<bool> for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the ^ operator.
source§

fn bitxor(self, rhs: bool) -> Self::Output

Performs the ^ operation. Read more
source§

impl<T, const N: usize> BitXor for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the ^ operator.
source§

fn bitxor(self, rhs: bool) -> Self::Output

Performs the ^ operation. Read more
source§

impl<T, const N: usize> BitXor for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the ^ operator.
source§

fn bitxor(self, rhs: Self) -> Self::Output

Performs the ^ operation. Read more
source§

impl<T, const N: usize> BitXorAssign<bool> for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the ^ operator.
source§

fn bitxor(self, rhs: Self) -> Self::Output

Performs the ^ operation. Read more
source§

impl<T, const N: usize> BitXorAssign<bool> for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

source§

fn bitxor_assign(&mut self, rhs: bool)

Performs the ^= operation. Read more
source§

impl<T, const N: usize> BitXorAssign for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn bitxor_assign(&mut self, rhs: bool)

Performs the ^= operation. Read more
source§

impl<T, const N: usize> BitXorAssign for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

source§

fn bitxor_assign(&mut self, rhs: Self)

Performs the ^= operation. Read more
source§

impl<T, const N: usize> Clone for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn bitxor_assign(&mut self, rhs: Self)

Performs the ^= operation. Read more
source§

impl<T, const N: usize> Clone for Mask<T, N>
where T: MaskElement, - LaneCount<N>: SupportedLaneCount,

source§

fn clone(&self) -> Self

Returns a copy of the value. Read more
1.0.0 · source§

fn clone_from(&mut self, source: &Self)

Performs copy-assignment from source. Read more
source§

impl<T, const N: usize> Debug for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn clone(&self) -> Self

Returns a copy of the value. Read more
1.0.0 · source§

fn clone_from(&mut self, source: &Self)

Performs copy-assignment from source. Read more
source§

impl<T, const N: usize> Debug for Mask<T, N>
where T: MaskElement + Debug, - LaneCount<N>: SupportedLaneCount,

source§

fn fmt(&self, f: &mut Formatter<'_>) -> Result

Formats the value using the given formatter. Read more
source§

impl<T, const N: usize> Default for Mask<T, N>
where - T: MaskElement, - LaneCount<N>: SupportedLaneCount,

source§

fn default() -> Self

Returns the “default value” for a type. Read more
source§

impl<T, const N: usize> From<[bool; N]> for Mask<T, N>
where - T: MaskElement, - LaneCount<N>: SupportedLaneCount,

source§

fn from(array: [bool; N]) -> Self

Converts to this type from the input type.
source§

impl<T, const N: usize> From<Mask<T, N>> for [bool; N]
where - T: MaskElement, - LaneCount<N>: SupportedLaneCount,

source§

fn from(vector: Mask<T, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i16, N>> for Mask<i32, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i16, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i16, N>> for Mask<i64, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i16, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i16, N>> for Mask<i8, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i16, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i16, N>> for Mask<isize, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i16, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i32, N>> for Mask<i16, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i32, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i32, N>> for Mask<i64, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i32, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i32, N>> for Mask<i8, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i32, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i32, N>> for Mask<isize, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i32, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i64, N>> for Mask<i16, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i64, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i64, N>> for Mask<i32, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i64, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i64, N>> for Mask<i8, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i64, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i64, N>> for Mask<isize, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i64, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i8, N>> for Mask<i16, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i8, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i8, N>> for Mask<i32, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i8, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i8, N>> for Mask<i64, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i8, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i8, N>> for Mask<isize, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i8, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<isize, N>> for Mask<i16, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<isize, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<isize, N>> for Mask<i32, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<isize, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<isize, N>> for Mask<i64, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<isize, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<isize, N>> for Mask<i8, N>
where - LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<isize, N>) -> Self

Converts to this type from the input type.
source§

impl<T, const N: usize> Not for Mask<T, N>
where - T: MaskElement, - LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the ! operator.
source§

fn not(self) -> Self::Output

Performs the unary ! operation. Read more
source§

impl<T, const N: usize> PartialEq for Mask<T, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn fmt(&self, f: &mut Formatter<'_>) -> Result

Formats the value using the given formatter. Read more
source§

impl<T, const N: usize> Default for Mask<T, N>
where + T: MaskElement, + LaneCount<N>: SupportedLaneCount,

source§

fn default() -> Self

Returns the “default value” for a type. Read more
source§

impl<T, const N: usize> From<[bool; N]> for Mask<T, N>
where + T: MaskElement, + LaneCount<N>: SupportedLaneCount,

source§

fn from(array: [bool; N]) -> Self

Converts to this type from the input type.
source§

impl<T, const N: usize> From<Mask<T, N>> for [bool; N]
where + T: MaskElement, + LaneCount<N>: SupportedLaneCount,

source§

fn from(vector: Mask<T, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i16, N>> for Mask<i32, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i16, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i16, N>> for Mask<i64, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i16, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i16, N>> for Mask<i8, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i16, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i16, N>> for Mask<isize, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i16, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i32, N>> for Mask<i16, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i32, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i32, N>> for Mask<i64, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i32, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i32, N>> for Mask<i8, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i32, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i32, N>> for Mask<isize, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i32, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i64, N>> for Mask<i16, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i64, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i64, N>> for Mask<i32, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i64, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i64, N>> for Mask<i8, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i64, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i64, N>> for Mask<isize, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i64, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i8, N>> for Mask<i16, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i8, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i8, N>> for Mask<i32, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i8, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i8, N>> for Mask<i64, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i8, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<i8, N>> for Mask<isize, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<i8, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<isize, N>> for Mask<i16, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<isize, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<isize, N>> for Mask<i32, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<isize, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<isize, N>> for Mask<i64, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<isize, N>) -> Self

Converts to this type from the input type.
source§

impl<const N: usize> From<Mask<isize, N>> for Mask<i8, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn from(value: Mask<isize, N>) -> Self

Converts to this type from the input type.
source§

impl<T, const N: usize> Not for Mask<T, N>
where + T: MaskElement, + LaneCount<N>: SupportedLaneCount,

§

type Output = Mask<T, N>

The resulting type after applying the ! operator.
source§

fn not(self) -> Self::Output

Performs the unary ! operation. Read more
source§

impl<T, const N: usize> PartialEq for Mask<T, N>
where T: MaskElement + PartialEq, - LaneCount<N>: SupportedLaneCount,

source§

fn eq(&self, other: &Self) -> bool

This method tests for self and other values to be equal, and is used + LaneCount<N>: SupportedLaneCount,
source§

fn eq(&self, other: &Self) -> bool

This method tests for self and other values to be equal, and is used by ==.
1.0.0 · source§

fn ne(&self, other: &Rhs) -> bool

This method tests for !=. The default implementation is almost always -sufficient, and should not be overridden without very good reason.
source§

impl<T, const N: usize> PartialOrd for Mask<T, N>
where +sufficient, and should not be overridden without very good reason.

source§

impl<T, const N: usize> PartialOrd for Mask<T, N>
where T: MaskElement + PartialOrd, - LaneCount<N>: SupportedLaneCount,

source§

fn partial_cmp(&self, other: &Self) -> Option<Ordering>

This method returns an ordering between self and other values if one exists. Read more
1.0.0 · source§

fn lt(&self, other: &Rhs) -> bool

This method tests less than (for self and other) and is used by the < operator. Read more
1.0.0 · source§

fn le(&self, other: &Rhs) -> bool

This method tests less than or equal to (for self and other) and is used by the <= + LaneCount<N>: SupportedLaneCount,
source§

fn partial_cmp(&self, other: &Self) -> Option<Ordering>

This method returns an ordering between self and other values if one exists. Read more
1.0.0 · source§

fn lt(&self, other: &Rhs) -> bool

This method tests less than (for self and other) and is used by the < operator. Read more
1.0.0 · source§

fn le(&self, other: &Rhs) -> bool

This method tests less than or equal to (for self and other) and is used by the <= operator. Read more
1.0.0 · source§

fn gt(&self, other: &Rhs) -> bool

This method tests greater than (for self and other) and is used by the > operator. Read more
1.0.0 · source§

fn ge(&self, other: &Rhs) -> bool

This method tests greater than or equal to (for self and other) and is used by the >= operator. Read more
source§

impl<const N: usize> SimdOrd for Mask<i16, N>
where LaneCount<N>: SupportedLaneCount,

source§

fn simd_max(self, other: Self) -> Self

🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§

fn simd_min(self, other: Self) -> Self

🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§

fn simd_clamp(self, min: Self, max: Self) -> Self

🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
source§

impl<const N: usize> SimdOrd for Mask<i32, N>
where diff --git a/core_simd/simd/struct.Simd.html b/core_simd/simd/struct.Simd.html index dc19e6208ed..eb6021e3c4d 100644 --- a/core_simd/simd/struct.Simd.html +++ b/core_simd/simd/struct.Simd.html @@ -1,4 +1,4 @@ -Simd in core_simd::simd - Rust

Struct core_simd::simd::Simd

source · 
#[repr(simd)]
pub struct Simd<T, const N: usize>(/* private fields */)
+Simd in core_simd::simd - Rust
Struct core_simd::simd::Simd
source · 
#[repr(simd)]
pub struct Simd<T, const N: usize>(/* private fields */)
 where
     LaneCount<N>: SupportedLaneCount,
     T: SimdElement;
🔬This is a nightly-only experimental API. (portable_simd)
Expand description
A SIMD vector with the shape of [T; N] but the operations of T.

@@ -69,7 +69,7 @@ 
Simd::from_array and Simd::from_slice.

-
Implementations§
source§
impl<T, const N: usize> Simd<T, N>
where
+
Implementations§
source§
impl<T, const N: usize> Simd<T, N>
where
     T: SimdElement,
     LaneCount<N>: SupportedLaneCount,
source
pub fn reverse(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverse the order of the elements in the vector.

 
source
pub fn rotate_elements_left<const OFFSET: usize>(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Rotates the vector such that the first OFFSET elements of the slice move to the end
@@ -88,7 +88,7 @@ 
let (x, y) = a.interleave(b);
 assert_eq!(x.to_array(), [0, 4, 1, 5]);
 assert_eq!(y.to_array(), [2, 6, 3, 7]);
-

source

pub fn deinterleave(self, other: Self) -> (Self, Self)

🔬This is a nightly-only experimental API. (portable_simd)

Deinterleave two vectors.

+
source

pub fn deinterleave(self, other: Self) -> (Self, Self)

🔬This is a nightly-only experimental API. (portable_simd)

Deinterleave two vectors.

The first result takes every other element of self and then other, starting with the first element.

The second result takes every other element of self and then other, starting with @@ -100,7 +100,7 @@

let (x, y) = a.deinterleave(b); assert_eq!(x.to_array(), [0, 1, 2, 3]); assert_eq!(y.to_array(), [4, 5, 6, 7]);

-
source

pub fn resize<const M: usize>(self, value: T) -> Simd<T, M>
where +

source

pub fn resize<const M: usize>(self, value: T) -> Simd<T, M>
where LaneCount<M>: SupportedLaneCount,

🔬This is a nightly-only experimental API. (portable_simd)

Resize a vector.

If M > N, extends the length of a vector, setting the new elements to value. If M < N, truncates the vector to the first M elements.

@@ -108,6 +108,11 @@ 

let x = u32x4::from_array([0, 1, 2, 3]);
 assert_eq!(x.resize::<8>(9).to_array(), [0, 1, 2, 3, 9, 9, 9, 9]);
 assert_eq!(x.resize::<2>(9).to_array(), [0, 1]);

+
source

pub fn extract<const START: usize, const LEN: usize>(self) -> Simd<T, LEN>
where + LaneCount<LEN>: SupportedLaneCount,

🔬This is a nightly-only experimental API. (portable_simd)

Extract a vector from another vector.

+ +
let x = u32x4::from_array([0, 1, 2, 3]);
+assert_eq!(x.extract::<1, 2>().to_array(), [1, 2]);
source§

impl<const N: usize> Simd<u8, N>
where LaneCount<N>: SupportedLaneCount,

source

pub fn swizzle_dyn(self, idxs: Simd<u8, N>) -> Self

🔬This is a nightly-only experimental API. (portable_simd)

Swizzle a vector of bytes according to the index vector. Indices within range select the appropriate byte. @@ -116,7 +121,7 @@

source§

impl<T, const N: usize> Simd<T, N>
where +

source§

impl<T, const N: usize> Simd<T, N>
where LaneCount<N>: SupportedLaneCount, T: SimdElement,

source

pub const LEN: usize = N

🔬This is a nightly-only experimental API. (portable_simd)

Number of elements in this vector.

source

pub const fn len(&self) -> usize

🔬This is a nightly-only experimental API. (portable_simd)

Returns the number of elements in this SIMD vector.

@@ -196,7 +201,7 @@
§Examples
let result = Simd::load_select(&vec, enable, or); assert_eq!(result, Simd::from_array([10, 11, -3, 13]));
-
source

pub unsafe fn load_select_unchecked( +

source

pub unsafe fn load_select_unchecked( slice: &[T], enable: Mask<<T as SimdElement>::Mask, N>, or: Self @@ -204,7 +209,9 @@

§Examples
corresponding element in enable is true.

When the element is disabled, that memory location is not accessed and the corresponding value from or is passed through.

-
source

pub unsafe fn load_select_ptr( +

§Safety
+

Enabled loads must not exceed the length of slice.

+
source

pub unsafe fn load_select_ptr( ptr: *const T, enable: Mask<<T as SimdElement>::Mask, N>, or: Self @@ -212,7 +219,9 @@

§Examples
corresponding element in enable is true.

When the element is disabled, that memory location is not accessed and the corresponding value from or is passed through.

-
source

pub fn gather_or(slice: &[T], idxs: Simd<usize, N>, or: Self) -> Self

🔬This is a nightly-only experimental API. (portable_simd)

Reads from potentially discontiguous indices in slice to construct a SIMD vector. +

§Safety
+

Enabled ptr elements must be safe to read as if by std::ptr::read.

+
source

pub fn gather_or(slice: &[T], idxs: Simd<usize, N>, or: Self) -> Self

🔬This is a nightly-only experimental API. (portable_simd)

Reads from potentially discontiguous indices in slice to construct a SIMD vector. If an index is out-of-bounds, the element is instead selected from the or vector.

§Examples
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];
@@ -221,7 +230,7 @@ 
§Examples

 
 let result = Simd::gather_or(&vec, idxs, alt);
 assert_eq!(result, Simd::from_array([-5, 13, 10, 15]));
-
source

pub fn gather_or_default(slice: &[T], idxs: Simd<usize, N>) -> Self
where +

source

pub fn gather_or_default(slice: &[T], idxs: Simd<usize, N>) -> Self
where T: Default,

🔬This is a nightly-only experimental API. (portable_simd)

Reads from indices in slice to construct a SIMD vector. If an index is out-of-bounds, the element is set to the default given by T: Default.

§Examples
@@ -230,7 +239,7 @@
§Examples
let result = Simd::gather_or_default(&vec, idxs); assert_eq!(result, Simd::from_array([0, 13, 10, 15]));
-
source

pub fn gather_select( +

source

pub fn gather_select( slice: &[T], enable: Mask<isize, N>, idxs: Simd<usize, N>, @@ -246,7 +255,7 @@

§Examples
let result = Simd::gather_select(&vec, enable, idxs, alt); assert_eq!(result, Simd::from_array([-5, 13, 10, -2])); -
source

pub unsafe fn gather_select_unchecked( +

source

pub unsafe fn gather_select_unchecked( slice: &[T], enable: Mask<isize, N>, idxs: Simd<usize, N>, @@ -254,7 +263,7 @@

§Examples
) -> Self
🔬This is a nightly-only experimental API. (portable_simd)

Reads from indices in slice to construct a SIMD vector. The mask enables all true indices and disables all false indices. If an index is disabled, the element is selected from the or vector.

-
§Safety
+
§Safety

Calling this function with an enabled out-of-bounds index is undefined behavior even if the resulting value is not used.

§Examples
@@ -268,9 +277,9 @@
§Examples// The out-of-bounds index has been masked, so it's safe to gather now. let result = unsafe { Simd::gather_select_unchecked(&vec, enable, idxs, alt) }; assert_eq!(result, Simd::from_array([-5, 13, 10, -2]));
-
source

pub unsafe fn gather_ptr(source: Simd<*const T, N>) -> Self
where +

source

pub unsafe fn gather_ptr(source: Simd<*const T, N>) -> Self
where T: Default,

🔬This is a nightly-only experimental API. (portable_simd)

Read elementwise from pointers into a SIMD vector.

-
§Safety
+
§Safety

Each read must satisfy the same conditions as core::ptr::read.

§Example
let values = [6, 2, 4, 9];
@@ -278,7 +287,7 @@ 
§Example

 let source = Simd::splat(values.as_ptr()).wrapping_add(offsets);
 let gathered = unsafe { Simd::gather_ptr(source) };
 assert_eq!(gathered, Simd::from_array([2, 6, 6, 9]));
-
source

pub unsafe fn gather_select_ptr( +

source

pub unsafe fn gather_select_ptr( source: Simd<*const T, N>, enable: Mask<isize, N>, or: Self @@ -286,7 +295,7 @@

§Example
The mask enables all true pointers and disables all false pointers. If a pointer is disabled, the element is selected from the or vector, and no read is performed.

-
§Safety
+
§Safety

Enabled elements must satisfy the same conditions as core::ptr::read.

§Example
let values = [6, 2, 4, 9];
@@ -295,7 +304,7 @@ 
§Example

 let source = Simd::splat(values.as_ptr()).wrapping_add(offsets);
 let gathered = unsafe { Simd::gather_select_ptr(source, enable, Simd::splat(0)) };
 assert_eq!(gathered, Simd::from_array([2, 6, 0, 9]));
-
source

pub fn store_select( +

source

pub fn store_select( self, slice: &mut [T], enable: Mask<<T as SimdElement>::Mask, N> @@ -310,13 +319,13 @@

§Examples&mut arr[..3], enable); assert_eq!(arr, [0, -4, -3, 0]); -
source

pub unsafe fn store_select_unchecked( +

source

pub unsafe fn store_select_unchecked( self, slice: &mut [T], enable: Mask<<T as SimdElement>::Mask, N> )

🔬This is a nightly-only experimental API. (portable_simd)

Conditionally write contiguous elements to slice. The enable mask controls which elements are written.

-
§Safety
+
§Safety

Every enabled element must be in bounds for the slice.

§Examples
let mut arr = [0i32; 4];
@@ -325,17 +334,17 @@ 
§Examplesunsafe { write.store_select_unchecked(&mut arr, enable) };
 assert_eq!(arr, [0, -4, -3, -2]);
-
source

pub unsafe fn store_select_ptr( +

source

pub unsafe fn store_select_ptr( self, ptr: *mut T, enable: Mask<<T as SimdElement>::Mask, N> )

🔬This is a nightly-only experimental API. (portable_simd)

Conditionally write contiguous elements starting from ptr. The enable mask controls which elements are written. When disabled, the memory location corresponding to that element is not accessed.

-
§Safety
+
§Safety

Memory addresses for element are calculated pointer::wrapping_offset and each enabled element must satisfy the same conditions as core::ptr::write.

-
source

pub fn scatter(self, slice: &mut [T], idxs: Simd<usize, N>)

🔬This is a nightly-only experimental API. (portable_simd)

Writes the values in a SIMD vector to potentially discontiguous indices in slice. +

source

pub fn scatter(self, slice: &mut [T], idxs: Simd<usize, N>)

🔬This is a nightly-only experimental API. (portable_simd)

Writes the values in a SIMD vector to potentially discontiguous indices in slice. If an index is out-of-bounds, the write is suppressed without panicking. If two elements in the scattered vector would write to the same index only the last element is guaranteed to actually be written.

@@ -346,7 +355,7 @@
§Examples&mut vec, idxs); // two logical writes means the last wins. assert_eq!(vec, vec![124, 11, 12, 82, 14, 15, 16, 17, 18]);
-
source

pub fn scatter_select( +

source

pub fn scatter_select( self, slice: &mut [T], enable: Mask<isize, N>, @@ -364,7 +373,7 @@

§Examplesvals.scatter_select(&mut vec, enable, idxs); // The last write is masked, thus omitted. assert_eq!(vec, vec![-41, 11, 12, 82, 14, 15, 16, 17, 18]); -
source

pub unsafe fn scatter_select_unchecked( +

source

pub unsafe fn scatter_select_unchecked( self, slice: &mut [T], enable: Mask<isize, N>, @@ -373,7 +382,7 @@

§Examplesenables all true indices and disables all false indices. If two enabled elements in the scattered vector would write to the same index, only the last element is guaranteed to actually be written.

-
§Safety
+
§Safety

Calling this function with an enabled out-of-bounds index is undefined behavior, and may lead to memory corruption.

§Examples
@@ -388,8 +397,8 @@
§Examplesunsafe { vals.scatter_select_unchecked(&mut vec, enable, idxs); } // The second write to index 0 was masked, thus omitted. assert_eq!(vec, vec![-41, 11, 12, 82, 14, 15, 16, 17, 18]); -
source

pub unsafe fn scatter_ptr(self, dest: Simd<*mut T, N>)

🔬This is a nightly-only experimental API. (portable_simd)

Write pointers elementwise into a SIMD vector.

-
§Safety
+
source

pub unsafe fn scatter_ptr(self, dest: Simd<*mut T, N>)

🔬This is a nightly-only experimental API. (portable_simd)

Write pointers elementwise into a SIMD vector.

+
§Safety

Each write must satisfy the same conditions as core::ptr::write.

§Example
let mut values = [0; 4];
@@ -397,14 +406,14 @@ 
§Example

 let ptrs = Simd::splat(values.as_mut_ptr()).wrapping_add(offset);
 unsafe { Simd::from_array([6, 3, 5, 7]).scatter_ptr(ptrs); }
 assert_eq!(values, [7, 5, 3, 6]);
-
source

pub unsafe fn scatter_select_ptr( +

source

pub unsafe fn scatter_select_ptr( self, dest: Simd<*mut T, N>, enable: Mask<isize, N> )

🔬This is a nightly-only experimental API. (portable_simd)

Conditionally write pointers elementwise into a SIMD vector. The mask enables all true pointers and disables all false pointers. If a pointer is disabled, the write to its pointee is skipped.

-
§Safety
+
§Safety

Enabled pointers must satisfy the same conditions as core::ptr::write.

§Example
let mut values = [0; 4];
@@ -449,15 +458,15 @@ 
§Example

     LaneCount<N>: SupportedLaneCount,
§

type Output = Simd<usize, N>

The resulting type after applying the + operator.
source§

fn add(self, rhs: Self) -> Self::Output

Performs the + operation. Read more
source§

impl<T, U, const N: usize> AddAssign<U> for Simd<T, N>
where Self: Add<U, Output = Self>, T: SimdElement, - LaneCount<N>: SupportedLaneCount,

source§

fn add_assign(&mut self, rhs: U)

Performs the += operation. Read more
source§

impl<T, const N: usize> AsMut<[T]> for Simd<T, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn add_assign(&mut self, rhs: U)

Performs the += operation. Read more
source§

impl<T, const N: usize> AsMut<[T]> for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, - T: SimdElement,

source§

fn as_mut(&mut self) -> &mut [T]

Converts this type into a mutable reference of the (usually inferred) input type.
source§

impl<T, const N: usize> AsMut<[T; N]> for Simd<T, N>
where + T: SimdElement,

source§

fn as_mut(&mut self) -> &mut [T]

Converts this type into a mutable reference of the (usually inferred) input type.
source§

impl<T, const N: usize> AsMut<[T; N]> for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, - T: SimdElement,

source§

fn as_mut(&mut self) -> &mut [T; N]

Converts this type into a mutable reference of the (usually inferred) input type.
source§

impl<T, const N: usize> AsRef<[T]> for Simd<T, N>
where + T: SimdElement,

source§

fn as_mut(&mut self) -> &mut [T; N]

Converts this type into a mutable reference of the (usually inferred) input type.
source§

impl<T, const N: usize> AsRef<[T]> for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, - T: SimdElement,

source§

fn as_ref(&self) -> &[T]

Converts this type into a shared reference of the (usually inferred) input type.
source§

impl<T, const N: usize> AsRef<[T; N]> for Simd<T, N>
where + T: SimdElement,

source§

fn as_ref(&self) -> &[T]

Converts this type into a shared reference of the (usually inferred) input type.
source§

impl<T, const N: usize> AsRef<[T; N]> for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, - T: SimdElement,

source§

fn as_ref(&self) -> &[T; N]

Converts this type into a shared reference of the (usually inferred) input type.
source§

impl<'lhs, 'rhs, T, const N: usize> BitAnd<&'rhs Simd<T, N>> for &'lhs Simd<T, N>
where + T: SimdElement,

source§

fn as_ref(&self) -> &[T; N]

Converts this type into a shared reference of the (usually inferred) input type.
source§

impl<'lhs, 'rhs, T, const N: usize> BitAnd<&'rhs Simd<T, N>> for &'lhs Simd<T, N>
where T: SimdElement, Simd<T, N>: BitAnd<Simd<T, N>, Output = Simd<T, N>>, LaneCount<N>: SupportedLaneCount,

§

type Output = Simd<T, N>

The resulting type after applying the & operator.
source§

fn bitand(self, rhs: &'rhs Simd<T, N>) -> Self::Output

Performs the & operation. Read more
source§

impl<T, const N: usize> BitAnd<&Simd<T, N>> for Simd<T, N>
where @@ -553,17 +562,17 @@
§Example
LaneCount<N>: SupportedLaneCount,

§

type Output = Simd<usize, N>

The resulting type after applying the ^ operator.
source§

fn bitxor(self, rhs: Self) -> Self::Output

Performs the ^ operation. Read more
source§

impl<T, U, const N: usize> BitXorAssign<U> for Simd<T, N>
where Self: BitXor<U, Output = Self>, T: SimdElement, - LaneCount<N>: SupportedLaneCount,

source§

fn bitxor_assign(&mut self, rhs: U)

Performs the ^= operation. Read more
source§

impl<T, const N: usize> Clone for Simd<T, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn bitxor_assign(&mut self, rhs: U)

Performs the ^= operation. Read more
source§

impl<T, const N: usize> Clone for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, - T: SimdElement,

source§

fn clone(&self) -> Self

Returns a copy of the value. Read more
1.0.0 · source§

fn clone_from(&mut self, source: &Self)

Performs copy-assignment from source. Read more
source§

impl<T, const N: usize> Debug for Simd<T, N>
where + T: SimdElement,

source§

fn clone(&self) -> Self

Returns a copy of the value. Read more
1.0.0 · source§

fn clone_from(&mut self, source: &Self)

Performs copy-assignment from source. Read more
source§

impl<T, const N: usize> Debug for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, T: SimdElement + Debug,

source§

fn fmt(&self, f: &mut Formatter<'_>) -> Result

A Simd<T, N> has a debug format like the one for [T]:

let floats = Simd::<f32, 4>::splat(-1.0);
 assert_eq!(format!("{:?}", [-1.0; 4]), format!("{:?}", floats));
-
source§

impl<T, const N: usize> Default for Simd<T, N>
where +

source§

impl<T, const N: usize> Default for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, - T: SimdElement + Default,

source§

fn default() -> Self

Returns the “default value” for a type. Read more
source§

impl<'lhs, 'rhs, T, const N: usize> Div<&'rhs Simd<T, N>> for &'lhs Simd<T, N>
where + T: SimdElement + Default,

source§

fn default() -> Self

Returns the “default value” for a type. Read more
source§

impl<'lhs, 'rhs, T, const N: usize> Div<&'rhs Simd<T, N>> for &'lhs Simd<T, N>
where T: SimdElement, Simd<T, N>: Div<Simd<T, N>, Output = Simd<T, N>>, LaneCount<N>: SupportedLaneCount,

§

type Output = Simd<T, N>

The resulting type after applying the / operator.
source§

fn div(self, rhs: &'rhs Simd<T, N>) -> Self::Output

Performs the / operation. Read more
source§

impl<T, const N: usize> Div<&Simd<T, N>> for Simd<T, N>
where @@ -599,13 +608,13 @@
§Example
LaneCount<N>: SupportedLaneCount,

§

type Output = Simd<usize, N>

The resulting type after applying the / operator.
source§

fn div(self, rhs: Self) -> Self::Output

Performs the / operation. Read more
source§

impl<T, U, const N: usize> DivAssign<U> for Simd<T, N>
where Self: Div<U, Output = Self>, T: SimdElement, - LaneCount<N>: SupportedLaneCount,

source§

fn div_assign(&mut self, rhs: U)

Performs the /= operation. Read more
source§

impl<T, const N: usize> From<[T; N]> for Simd<T, N>
where + LaneCount<N>: SupportedLaneCount,

source§

fn div_assign(&mut self, rhs: U)

Performs the /= operation. Read more
source§

impl<T, const N: usize> From<[T; N]> for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, - T: SimdElement,

source§

fn from(array: [T; N]) -> Self

Converts to this type from the input type.
source§

impl<T, const N: usize> From<Simd<T, N>> for [T; N]
where + T: SimdElement,

source§

fn from(array: [T; N]) -> Self

Converts to this type from the input type.
source§

impl<T, const N: usize> From<Simd<T, N>> for [T; N]
where LaneCount<N>: SupportedLaneCount, - T: SimdElement,

source§

fn from(vector: Simd<T, N>) -> Self

Converts to this type from the input type.
source§

impl From<Simd<f32, 16>> for __m512

source§

fn from(value: f32x16) -> __m512

Converts to this type from the input type.
source§

impl From<Simd<f32, 4>> for __m128

source§

fn from(value: f32x4) -> __m128

Converts to this type from the input type.
source§

impl From<Simd<f32, 8>> for __m256

source§

fn from(value: f32x8) -> __m256

Converts to this type from the input type.
source§

impl From<Simd<f64, 2>> for __m128d

source§

fn from(value: f64x2) -> __m128d

Converts to this type from the input type.
source§

impl From<Simd<f64, 4>> for __m256d

source§

fn from(value: f64x4) -> __m256d

Converts to this type from the input type.
source§

impl From<Simd<f64, 8>> for __m512d

source§

fn from(value: f64x8) -> __m512d

Converts to this type from the input type.
source§

impl From<Simd<i16, 16>> for __m256i

source§

fn from(value: i16x16) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<i16, 32>> for __m512i

source§

fn from(value: i16x32) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<i16, 8>> for __m128i

source§

fn from(value: i16x8) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<i32, 16>> for __m512i

source§

fn from(value: i32x16) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<i32, 4>> for __m128i

source§

fn from(value: i32x4) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<i32, 8>> for __m256i

source§

fn from(value: i32x8) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<i64, 2>> for __m128i

source§

fn from(value: i64x2) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<i64, 4>> for __m256i

source§

fn from(value: i64x4) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<i64, 8>> for __m512i

source§

fn from(value: i64x8) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<i8, 16>> for __m128i

source§

fn from(value: i8x16) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<i8, 32>> for __m256i

source§

fn from(value: i8x32) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<i8, 64>> for __m512i

source§

fn from(value: i8x64) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<isize, 2>> for __m128i

source§

fn from(value: isizex2) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<isize, 4>> for __m256i

source§

fn from(value: isizex4) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<isize, 8>> for __m512i

source§

fn from(value: isizex8) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<u16, 16>> for __m256i

source§

fn from(value: u16x16) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<u16, 32>> for __m512i

source§

fn from(value: u16x32) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<u16, 8>> for __m128i

source§

fn from(value: u16x8) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<u32, 16>> for __m512i

source§

fn from(value: u32x16) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<u32, 4>> for __m128i

source§

fn from(value: u32x4) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<u32, 8>> for __m256i

source§

fn from(value: u32x8) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<u64, 2>> for __m128i

source§

fn from(value: u64x2) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<u64, 4>> for __m256i

source§

fn from(value: u64x4) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<u64, 8>> for __m512i

source§

fn from(value: u64x8) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<u8, 16>> for __m128i

source§

fn from(value: u8x16) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<u8, 32>> for __m256i

source§

fn from(value: u8x32) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<u8, 64>> for __m512i

source§

fn from(value: u8x64) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<usize, 2>> for __m128i

source§

fn from(value: usizex2) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<usize, 4>> for __m256i

source§

fn from(value: usizex4) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<usize, 8>> for __m512i

source§

fn from(value: usizex8) -> __m512i

Converts to this type from the input type.
source§

impl<T, const N: usize> Hash for Simd<T, N>
where + T: SimdElement,

source§

fn from(vector: Simd<T, N>) -> Self

Converts to this type from the input type.
source§

impl From<Simd<f32, 16>> for __m512

source§

fn from(value: f32x16) -> __m512

Converts to this type from the input type.
source§

impl From<Simd<f32, 4>> for __m128

source§

fn from(value: f32x4) -> __m128

Converts to this type from the input type.
source§

impl From<Simd<f32, 8>> for __m256

source§

fn from(value: f32x8) -> __m256

Converts to this type from the input type.
source§

impl From<Simd<f64, 2>> for __m128d

source§

fn from(value: f64x2) -> __m128d

Converts to this type from the input type.
source§

impl From<Simd<f64, 4>> for __m256d

source§

fn from(value: f64x4) -> __m256d

Converts to this type from the input type.
source§

impl From<Simd<f64, 8>> for __m512d

source§

fn from(value: f64x8) -> __m512d

Converts to this type from the input type.
source§

impl From<Simd<i16, 16>> for __m256i

source§

fn from(value: i16x16) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<i16, 32>> for __m512i

source§

fn from(value: i16x32) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<i16, 8>> for __m128i

source§

fn from(value: i16x8) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<i32, 16>> for __m512i

source§

fn from(value: i32x16) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<i32, 4>> for __m128i

source§

fn from(value: i32x4) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<i32, 8>> for __m256i

source§

fn from(value: i32x8) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<i64, 2>> for __m128i

source§

fn from(value: i64x2) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<i64, 4>> for __m256i

source§

fn from(value: i64x4) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<i64, 8>> for __m512i

source§

fn from(value: i64x8) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<i8, 16>> for __m128i

source§

fn from(value: i8x16) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<i8, 32>> for __m256i

source§

fn from(value: i8x32) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<i8, 64>> for __m512i

source§

fn from(value: i8x64) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<isize, 2>> for __m128i

source§

fn from(value: isizex2) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<isize, 4>> for __m256i

source§

fn from(value: isizex4) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<isize, 8>> for __m512i

source§

fn from(value: isizex8) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<u16, 16>> for __m256i

source§

fn from(value: u16x16) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<u16, 32>> for __m512i

source§

fn from(value: u16x32) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<u16, 8>> for __m128i

source§

fn from(value: u16x8) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<u32, 16>> for __m512i

source§

fn from(value: u32x16) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<u32, 4>> for __m128i

source§

fn from(value: u32x4) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<u32, 8>> for __m256i

source§

fn from(value: u32x8) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<u64, 2>> for __m128i

source§

fn from(value: u64x2) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<u64, 4>> for __m256i

source§

fn from(value: u64x4) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<u64, 8>> for __m512i

source§

fn from(value: u64x8) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<u8, 16>> for __m128i

source§

fn from(value: u8x16) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<u8, 32>> for __m256i

source§

fn from(value: u8x32) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<u8, 64>> for __m512i

source§

fn from(value: u8x64) -> __m512i

Converts to this type from the input type.
source§

impl From<Simd<usize, 2>> for __m128i

source§

fn from(value: usizex2) -> __m128i

Converts to this type from the input type.
source§

impl From<Simd<usize, 4>> for __m256i

source§

fn from(value: usizex4) -> __m256i

Converts to this type from the input type.
source§

impl From<Simd<usize, 8>> for __m512i

source§

fn from(value: usizex8) -> __m512i

Converts to this type from the input type.
source§

impl<T, const N: usize> Hash for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, - T: SimdElement + Hash,

source§

fn hash<H>(&self, state: &mut H)
where + T: SimdElement + Hash,

source§

fn hash<H>(&self, state: &mut H)
where H: Hasher,

Feeds this value into the given Hasher. Read more
1.3.0 · source§

fn hash_slice<H>(data: &[Self], state: &mut H)
where H: Hasher, Self: Sized,

Feeds a slice of this type into the given Hasher. Read more
source§

impl<I, T, const N: usize> Index<I> for Simd<T, N>
where @@ -684,20 +693,20 @@
§Example
u8: SimdElement, LaneCount<N>: SupportedLaneCount,

§

type Output = Simd<u8, N>

The resulting type after applying the ! operator.
source§

fn not(self) -> Self::Output

Performs the unary ! operation. Read more
source§

impl<const N: usize> Not for Simd<usize, N>
where usize: SimdElement, - LaneCount<N>: SupportedLaneCount,

§

type Output = Simd<usize, N>

The resulting type after applying the ! operator.
source§

fn not(self) -> Self::Output

Performs the unary ! operation. Read more
source§

impl<T, const N: usize> Ord for Simd<T, N>
where + LaneCount<N>: SupportedLaneCount,

§

type Output = Simd<usize, N>

The resulting type after applying the ! operator.
source§

fn not(self) -> Self::Output

Performs the unary ! operation. Read more
source§

impl<T, const N: usize> Ord for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, T: SimdElement + Ord,

Lexicographic order. For the SIMD elementwise minimum and maximum, use simd_min and simd_max instead.

-
source§

fn cmp(&self, other: &Self) -> Ordering

This method returns an Ordering between self and other. Read more
1.21.0 · source§

fn max(self, other: Self) -> Self
where +
source§

fn cmp(&self, other: &Self) -> Ordering

This method returns an Ordering between self and other. Read more
1.21.0 · source§

fn max(self, other: Self) -> Self
where Self: Sized,

Compares and returns the maximum of two values. Read more
1.21.0 · source§

fn min(self, other: Self) -> Self
where Self: Sized,

Compares and returns the minimum of two values. Read more
1.50.0 · source§

fn clamp(self, min: Self, max: Self) -> Self
where - Self: Sized + PartialOrd,

Restrict a value to a certain interval. Read more

source§

impl<T, const N: usize> PartialEq for Simd<T, N>
where + Self: Sized + PartialOrd,

Restrict a value to a certain interval. Read more
source§

impl<T, const N: usize> PartialEq for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, - T: SimdElement + PartialEq,

source§

fn eq(&self, other: &Self) -> bool

This method tests for self and other values to be equal, and is used -by ==.
source§

fn ne(&self, other: &Self) -> bool

This method tests for !=. The default implementation is almost always -sufficient, and should not be overridden without very good reason.
source§

impl<T, const N: usize> PartialOrd for Simd<T, N>
where + T: SimdElement + PartialEq,

source§

fn eq(&self, other: &Self) -> bool

This method tests for self and other values to be equal, and is used +by ==.
source§

fn ne(&self, other: &Self) -> bool

This method tests for !=. The default implementation is almost always +sufficient, and should not be overridden without very good reason.
source§

impl<T, const N: usize> PartialOrd for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, T: SimdElement + PartialOrd,

Lexicographic order. For the SIMD elementwise minimum and maximum, use simd_min and simd_max instead.

-
source§

fn partial_cmp(&self, other: &Self) -> Option<Ordering>

This method returns an ordering between self and other values if one exists. Read more
1.0.0 · source§

fn lt(&self, other: &Rhs) -> bool

This method tests less than (for self and other) and is used by the < operator. Read more
1.0.0 · source§

fn le(&self, other: &Rhs) -> bool

This method tests less than or equal to (for self and other) and is used by the <= +
source§

fn partial_cmp(&self, other: &Self) -> Option<Ordering>

This method returns an ordering between self and other values if one exists. Read more
1.0.0 · source§

fn lt(&self, other: &Rhs) -> bool

This method tests less than (for self and other) and is used by the < operator. Read more
1.0.0 · source§

fn le(&self, other: &Rhs) -> bool

This method tests less than or equal to (for self and other) and is used by the <= operator. Read more
1.0.0 · source§

fn gt(&self, other: &Rhs) -> bool

This method tests greater than (for self and other) and is used by the > operator. Read more
1.0.0 · source§

fn ge(&self, other: &Rhs) -> bool

This method tests greater than or equal to (for self and other) and is used by the >= operator. Read more
source§

impl<'a, const N: usize> Product<&'a Simd<f32, N>> for Simd<f32, N>
where LaneCount<N>: SupportedLaneCount,

source§

fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self

Method which takes an iterator and generates Self from the elements by @@ -1352,13 +1361,13 @@
§Example
order.
source§

fn to_be_bytes(self) -> Self::Bytes

🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian (network) byte order.
source§

fn to_le_bytes(self) -> Self::Bytes

🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian byte order.
source§

fn from_ne_bytes(bytes: Self::Bytes) -> Self

🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array -in native endianness.
source§

fn from_be_bytes(bytes: Self::Bytes) -> Self

🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§

fn from_le_bytes(bytes: Self::Bytes) -> Self

🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
source§

impl<T, const N: usize> TryFrom<&[T]> for Simd<T, N>
where +in native endianness.

source§

fn from_be_bytes(bytes: Self::Bytes) -> Self

🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§

fn from_le_bytes(bytes: Self::Bytes) -> Self

🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
source§

impl<T, const N: usize> TryFrom<&[T]> for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, - T: SimdElement,

§

type Error = TryFromSliceError

The type returned in the event of a conversion error.
source§

fn try_from(slice: &[T]) -> Result<Self, TryFromSliceError>

Performs the conversion.
source§

impl<T, const N: usize> TryFrom<&mut [T]> for Simd<T, N>
where + T: SimdElement,

§

type Error = TryFromSliceError

The type returned in the event of a conversion error.
source§

fn try_from(slice: &[T]) -> Result<Self, TryFromSliceError>

Performs the conversion.
source§

impl<T, const N: usize> TryFrom<&mut [T]> for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, - T: SimdElement,

§

type Error = TryFromSliceError

The type returned in the event of a conversion error.
source§

fn try_from(slice: &mut [T]) -> Result<Self, TryFromSliceError>

Performs the conversion.
source§

impl<T, const N: usize> Copy for Simd<T, N>
where + T: SimdElement,

§

type Error = TryFromSliceError

The type returned in the event of a conversion error.
source§

fn try_from(slice: &mut [T]) -> Result<Self, TryFromSliceError>

Performs the conversion.
source§

impl<T, const N: usize> Copy for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, - T: SimdElement,

source§

impl<T, const N: usize> Eq for Simd<T, N>
where + T: SimdElement,

source§

impl<T, const N: usize> Eq for Simd<T, N>
where LaneCount<N>: SupportedLaneCount, T: SimdElement + Eq,

Auto Trait Implementations§

§

impl<T, const N: usize> Freeze for Simd<T, N>
where T: Freeze,

§

impl<T, const N: usize> RefUnwindSafe for Simd<T, N>
where diff --git a/core_simd/simd/trait.SimdElement.html b/core_simd/simd/trait.SimdElement.html index cc594606fbc..a6c78db9248 100644 --- a/core_simd/simd/trait.SimdElement.html +++ b/core_simd/simd/trait.SimdElement.html @@ -1,4 +1,4 @@ -SimdElement in core_simd::simd - Rust

Trait core_simd::simd::SimdElement

source · 
pub unsafe trait SimdElement: Sealed + Copy {
+SimdElement in core_simd::simd - Rust
Trait core_simd::simd::SimdElement
source · 
pub unsafe trait SimdElement: Sealed + Copy {
     type Mask: MaskElement;
 }
🔬This is a nightly-only experimental API. (portable_simd)
Expand description
Marker trait for types that may be used as SIMD vector elements.

 
§Safety

@@ -7,7 +7,7 @@ 
§Safety

 Strictly, it is valid to impl if the vector will not be miscompiled.
 Practically, it is user-unfriendly to impl it if the vector won’t compile,
 even when no soundness guarantees are broken by allowing the user to try.

-
Required Associated Types§
source
type Mask: MaskElement
🔬This is a nightly-only experimental API. (portable_simd)
The mask element type corresponding to this element type.

-
Object Safety§
This trait is not object safe.
Implementations on Foreign Types§
source§
impl SimdElement for f32
§
type Mask = i32
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for f64
§
type Mask = i64
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for i8
§
type Mask = i8
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for i16
§
type Mask = i16
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for i32
§
type Mask = i32
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for i64
§
type Mask = i64
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for isize
§
type Mask = isize
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for u8
§
type Mask = i8
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for u16
§
type Mask = i16
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for u32
§
type Mask = i32
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for u64
§
type Mask = i64
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for usize
§
type Mask = isize
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl<T> SimdElement for *const T
where
-    T: Pointee<Metadata = ()>,
§
type Mask = isize
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl<T> SimdElement for *mut T
where
+
Required Associated Types§
source
type Mask: MaskElement
🔬This is a nightly-only experimental API. (portable_simd)
The mask element type corresponding to this element type.

+
Object Safety§
This trait is not object safe.
Implementations on Foreign Types§
source§
impl SimdElement for f32
§
type Mask = i32
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for f64
§
type Mask = i64
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for i8
§
type Mask = i8
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for i16
§
type Mask = i16
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for i32
§
type Mask = i32
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for i64
§
type Mask = i64
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for isize
§
type Mask = isize
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for u8
§
type Mask = i8
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for u16
§
type Mask = i16
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for u32
§
type Mask = i32
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for u64
§
type Mask = i64
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl SimdElement for usize
§
type Mask = isize
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl<T> SimdElement for *const T
where
+    T: Pointee<Metadata = ()>,
§
type Mask = isize
🔬This is a nightly-only experimental API. (portable_simd)
source§
impl<T> SimdElement for *mut T
where
     T: Pointee<Metadata = ()>,
§
type Mask = isize
🔬This is a nightly-only experimental API. (portable_simd)
Implementors§

\ No newline at end of file
diff --git a/search-index.js b/search-index.js
index 66e053e9504..845dd19ab27 100644
--- a/search-index.js
+++ b/search-index.js
@@ -1,5 +1,5 @@
 var searchIndex = new Map(JSON.parse('[\
-["core_simd",{"t":"CTRTTFFRKFKKKKKNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNQNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNRKKKMMMMMMMMMRRRRRRRRRKKKRMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEERRRRRRRRKKRRMMMMMMMMMMMMMMMMMMMMMM","n":["simd","BITMASK_LEN","Bytes","INDEX","LEN","LaneCount","Mask","Mask","MaskElement","Simd","SimdCast","SimdElement","SupportedLaneCount","Swizzle","ToBytes","abs","abs","abs","abs","abs","abs","abs","add","add","add","add","add","add","add","add","add","add","add","add","add","add","add","add_assign","addr","addr","all","any","as_array","as_mut","as_mut","as_mut_array","as_ref","as_ref","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand_assign","bitand_assign","bitand_assign","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor_assign","bitor_assign","bitor_assign","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor_assign","bitxor_assign","bitxor_assign","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast_const","cast_mut","clone","clone","cmp","cmp","concat_swizzle","concat_swizzle","concat_swizzle_mask","concat_swizzle_mask","copy_to_slice","copysign","copysign","default","default","deinterleave","div","div","div","div","div","div","div","div","div","div","div","div","div","div","div","div_assign","eq","eq","expose_provenance","expose_provenance","f32x1","f32x16","f32x2","f32x32","f32x4","f32x64","f32x8","f64x1","f64x16","f64x2","f64x32","f64x4","f64x64","f64x8","first_set","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from_array","from_array","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_bitmask","from_bitmask_vector","from_bits","from_bits","from_int","from_int_unchecked","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_slice","gather_or","gather_or_default","gather_ptr","gather_select","gather_select_ptr","gather_select_unchecked","hash","i16x1","i16x16","i16x2","i16x32","i16x4","i16x64","i16x8","i32x1","i32x16","i32x2","i32x32","i32x4","i32x64","i32x8","i64x1","i64x16","i64x2","i64x32","i64x4","i64x64","i64x8","i8x1","i8x16","i8x2","i8x32","i8x4","i8x64","i8x8","index","index_mut","interleave","into","into","into","is_finite","is_finite","is_infinite","is_infinite","is_nan","is_nan","is_negative","is_negative","is_negative","is_negative","is_negative","is_normal","is_normal","is_null","is_null","is_positive","is_positive","is_positive","is_positive","is_positive","is_sign_negative","is_sign_negative","is_sign_positive","is_sign_positive","is_subnormal","is_subnormal","isizex1","isizex16","isizex2","isizex32","isizex4","isizex64","isizex8","leading_ones","leading_ones","leading_ones","leading_ones","leading_ones","leading_ones","leading_ones","leading_ones","leading_ones","leading_ones","leading_zeros","leading_zeros","leading_zeros","leading_zeros","leading_zeros","leading_zeros","leading_zeros","leading_zeros","leading_zeros","leading_zeros","len","load_or","load_or_default","load_select","load_select_or_default","load_select_ptr","load_select_unchecked","mask16x1","mask16x16","mask16x2","mask16x32","mask16x4","mask16x64","mask16x8","mask32x1","mask32x16","mask32x2","mask32x32","mask32x4","mask32x64","mask32x8","mask64x1","mask64x16","mask64x2","mask64x32","mask64x4","mask64x64","mask64x8","mask8x1","mask8x16","mask8x2","mask8x32","mask8x4","mask8x64","mask8x8","masksizex1","masksizex16","masksizex2","masksizex32","masksizex4","masksizex64","masksizex8","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul_assign","ne","neg","neg","neg","neg","neg","neg","neg","not","not","not","not","not","not","not","not","not","not","not","num","partial_cmp","partial_cmp","prelude","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","ptr","recip","recip","reduce_and","reduce_and","reduce_and","reduce_and","reduce_and","reduce_and","reduce_and","reduce_and","reduce_and","reduce_and","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_or","reduce_or","reduce_or","reduce_or","reduce_or","reduce_or","reduce_or","reduce_or","reduce_or","reduce_or","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_xor","reduce_xor","reduce_xor","reduce_xor","reduce_xor","reduce_xor","reduce_xor","reduce_xor","reduce_xor","reduce_xor","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem_assign","resize","reverse","reverse_bits","reverse_bits","reverse_bits","reverse_bits","reverse_bits","reverse_bits","reverse_bits","reverse_bits","reverse_bits","reverse_bits","rotate_elements_left","rotate_elements_right","saturating_abs","saturating_abs","saturating_abs","saturating_abs","saturating_abs","saturating_add","saturating_add","saturating_add","saturating_add","saturating_add","saturating_add","saturating_add","saturating_add","saturating_add","saturating_add","saturating_neg","saturating_neg","saturating_neg","saturating_neg","saturating_neg","saturating_sub","saturating_sub","saturating_sub","saturating_sub","saturating_sub","saturating_sub","saturating_sub","saturating_sub","saturating_sub","saturating_sub","scatter","scatter_ptr","scatter_select","scatter_select_ptr","scatter_select_unchecked","select","select_mask","set","set_unchecked","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl_assign","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr_assign","signum","signum","signum","signum","signum","signum","signum","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_swizzle","splat","splat","store_select","store_select_ptr","store_select_unchecked","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub_assign","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swizzle","swizzle","swizzle_dyn","swizzle_mask","swizzle_mask","test","test_unchecked","to_array","to_array","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_bitmask","to_bitmask_vector","to_bits","to_bits","to_degrees","to_degrees","to_int","to_int_unchecked","to_int_unchecked","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_radians","to_radians","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","u16x1","u16x16","u16x2","u16x32","u16x4","u16x64","u16x8","u32x1","u32x16","u32x2","u32x32","u32x4","u32x64","u32x8","u64x1","u64x16","u64x2","u64x32","u64x4","u64x64","u64x8","u8x1","u8x16","u8x2","u8x32","u8x4","u8x64","u8x8","usizex1","usizex16","usizex2","usizex32","usizex4","usizex64","usizex8","with_addr","with_addr","with_exposed_provenance","with_exposed_provenance","without_provenance","without_provenance","wrapping_add","wrapping_add","wrapping_neg","wrapping_neg","wrapping_neg","wrapping_neg","wrapping_neg","wrapping_offset","wrapping_offset","wrapping_sub","wrapping_sub","Mask","SimdOrd","SimdPartialEq","SimdPartialOrd","simd_clamp","simd_eq","simd_ge","simd_gt","simd_le","simd_lt","simd_max","simd_min","simd_ne","Bits","Cast","Cast","Cast","Mask","Mask","Scalar","Scalar","Scalar","SimdFloat","SimdInt","SimdUint","Unsigned","abs","abs","cast","cast","cast","copysign","from_bits","is_finite","is_infinite","is_nan","is_negative","is_normal","is_positive","is_sign_negative","is_sign_positive","is_subnormal","leading_ones","leading_ones","leading_zeros","leading_zeros","recip","reduce_and","reduce_and","reduce_max","reduce_max","reduce_max","reduce_min","reduce_min","reduce_min","reduce_or","reduce_or","reduce_product","reduce_product","reduce_product","reduce_sum","reduce_sum","reduce_sum","reduce_xor","reduce_xor","reverse_bits","reverse_bits","saturating_abs","saturating_add","saturating_add","saturating_neg","saturating_sub","saturating_sub","signum","signum","simd_clamp","simd_max","simd_min","swap_bytes","swap_bytes","to_bits","to_degrees","to_int_unchecked","to_radians","trailing_ones","trailing_ones","trailing_zeros","trailing_zeros","wrapping_neg","Mask","Simd","SimdConstPtr","SimdFloat","SimdInt","SimdMutPtr","SimdOrd","SimdPartialEq","SimdPartialOrd","SimdUint","f32x1","f32x16","f32x2","f32x32","f32x4","f32x64","f32x8","f64x1","f64x16","f64x2","f64x32","f64x4","f64x64","f64x8","i16x1","i16x16","i16x2","i16x32","i16x4","i16x64","i16x8","i32x1","i32x16","i32x2","i32x32","i32x4","i32x64","i32x8","i64x1","i64x16","i64x2","i64x32","i64x4","i64x64","i64x8","i8x1","i8x16","i8x2","i8x32","i8x4","i8x64","i8x8","isizex1","isizex16","isizex2","isizex32","isizex4","isizex64","isizex8","mask16x1","mask16x16","mask16x2","mask16x32","mask16x4","mask16x64","mask16x8","mask32x1","mask32x16","mask32x2","mask32x32","mask32x4","mask32x64","mask32x8","mask64x1","mask64x16","mask64x2","mask64x32","mask64x4","mask64x64","mask64x8","mask8x1","mask8x16","mask8x2","mask8x32","mask8x4","mask8x64","mask8x8","masksizex1","masksizex16","masksizex2","masksizex32","masksizex4","masksizex64","masksizex8","simd_swizzle","u16x1","u16x16","u16x2","u16x32","u16x4","u16x64","u16x8","u32x1","u32x16","u32x2","u32x32","u32x4","u32x64","u32x8","u64x1","u64x16","u64x2","u64x32","u64x4","u64x64","u64x8","u8x1","u8x16","u8x2","u8x32","u8x4","u8x64","u8x8","usizex1","usizex16","usizex2","usizex32","usizex4","usizex64","usizex8","CastPtr","CastPtr","ConstPtr","Isize","Isize","Mask","Mask","MutPtr","SimdConstPtr","SimdMutPtr","Usize","Usize","addr","addr","cast","cast","cast_const","cast_mut","expose_provenance","expose_provenance","is_null","is_null","with_addr","with_addr","with_exposed_provenance","with_exposed_provenance","without_provenance","without_provenance","wrapping_add","wrapping_add","wrapping_offset","wrapping_offset","wrapping_sub","wrapping_sub"],"q":[[0,"core_simd"],[1,"core_simd::simd"],[1412,"core_simd::simd::cmp"],[1425,"core_simd::simd::num"],[1501,"core_simd::simd::prelude"],[1631,"core_simd::simd::ptr"],[1665,"core_simd::core_simd::vector"],[1666,"core_simd::core_simd::masks"],[1667,"core::cmp"],[1668,"core::default"],[1669,"core::option"],[1670,"core::fmt"],[1671,"core::core_arch::x86"],[1672,"core_simd::core_simd::alias"],[1673,"core_simd::core_simd::to_bytes"],[1674,"core::marker"],[1675,"core::convert"],[1676,"core_simd::core_simd::simd::num::uint"],[1677,"core::hash"],[1678,"core::slice::index"],[1679,"core::iter::traits::iterator"],[1680,"core::result"],[1681,"core::array"],[1682,"core::any"],[1683,"core_simd::core_simd::simd::cmp::ord"],[1684,"core_simd::core_simd::simd::cmp::eq"],[1685,"core_simd::core_simd::simd::num::float"],[1686,"core_simd::core_simd::simd::num::int"],[1687,"core_simd::core_simd::simd::ptr::const_ptr"],[1688,"core_simd::core_simd::simd::ptr::mut_ptr"],[1689,"core_simd::core_simd"],[1690,"core_simd::core_simd::lane_count"],[1691,"core_simd::core_simd::cast"],[1692,"core_simd::core_simd::swizzle"],[1693,"core_simd::core_simd::simd"]],"i":[0,110,76,111,2,0,0,11,0,0,0,0,0,0,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,2,2,2,2,2,2,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,2,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,2,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,2,110,16,2,110,16,2,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,2,0,2,111,111,111,111,2,2,2,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,16,2,110,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,2,2,31,33,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,64,66,68,70,72,74,16,2,76,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,2,2,16,16,76,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,76,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,2,110,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,0,0,0,0,0,0,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,2,2,2,2,2,2,2,2,2,2,0,16,2,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,0,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,111,111,2,111,111,16,16,16,2,76,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,2,2,2,2,16,2,2,76,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,76,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,110,16,2,2,2,110,16,2,110,16,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,96,0,0,0,95,96,97,97,97,97,95,95,96,100,100,102,84,100,102,100,102,84,0,0,0,102,100,102,100,102,84,100,100,100,100,100,102,100,102,100,100,100,102,84,102,84,100,102,84,100,102,84,100,102,84,102,84,100,102,84,100,102,84,102,84,102,84,102,102,84,102,102,84,100,102,100,100,100,102,84,100,100,100,100,102,84,102,84,84,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,107,109,109,107,109,107,109,107,0,0,107,109,107,109,107,109,109,107,107,109,107,109,107,109,107,109,107,109,107,109,107,109,107,109],"f":"```````````````{{{d{b}}}{{d{b}}}}{{{d{f}}}{{d{f}}}}{{{d{h}}}{{d{h}}}}{{{d{j}}}{{d{j}}}}{{{d{l}}}{{d{l}}}}{{{d{n}}}{{d{n}}}}{{{d{A`}}}{{d{A`}}}}{{{d{A`}}{d{A`}}}c{}}{{{d{Ab}}{d{Ab}}}c{}}{{{d{n}}{d{n}}}c{}}{{{d{b}}{d{b}}}c{}}{{{d{Ad}}{d{Ad}}}c{}}{{{d{h}}{d{h}}}c{}}{{{d{c}}{d{c}}}eAf{}}{{{d{f}}{d{f}}}c{}}{{{d{Ah}}{d{Ah}}}c{}}{{{d{l}}{d{l}}}c{}}3{{{d{Aj}}{d{Aj}}}c{}}{{{d{Al}}{d{Al}}}c{}}5{{{d{j}}{d{j}}}c{}}{{{d{c}}e}AnAf{}}{dc{}}0{{{B`{c}}}BbBd}0{{{d{c}}}{{Bf{c}}}Af}0{{{d{c}}}{{Bh{c}}}Af}110{{{B`{c}}Bb}{{B`{c}}}Bd}{{{B`{c}}{B`{c}}}{{B`{c}}}Bd}==>?{{{d{Ab}}{d{Ab}}}c{}}{{{d{A`}}{d{A`}}}c{}}=<{{{d{b}}{d{b}}}c{}}?;{{{d{c}}{d{c}}}eAf{}}={{{B`{c}}{B`{c}}}AnBd}{{{B`{c}}Bb}AnBd}<76{{{d{Ah}}{d{Ah}}}c{}}4{{{d{f}}{d{f}}}c{}}4{{{d{h}}{d{h}}}c{}}55{{{d{Ad}}{d{Ad}}}c{}}{{{d{Al}}{d{Al}}}c{}}9{{{d{Aj}}{d{Aj}}}c{}}{{{d{l}}{d{l}}}c{}}<78{{{d{c}}e}AnAf{}}{{{B`{c}}Bb}eBd{}}{{{B`{c}}{B`{c}}}eBd{}}7<6=>?8<5<493:;2{ce{}{}}00000{{{B`{c}}}{{B`{e}}}BdBd}{dc{}}{{{d{f}}}c{}}{{{d{h}}}c{}}{{{d{Al}}}c{}}{{{d{n}}}c{}}{{{d{A`}}}c{}}{{{d{l}}}c{}}{{{d{j}}}c{}}{{{d{Aj}}}c{}}{{{d{Ad}}}c{}}{{{d{Ah}}}c{}}:{{{d{Ab}}}c{}}{{{d{b}}}c{}}<<{{{B`{c}}}{{B`{c}}}Bd}{{{d{c}}}{{d{c}}}Af}`{{{d{c}}{d{c}}}Bj{AfBl}}{{{d{c}}{d{c}}}{{d{c}}}Af}0{{{B`{c}}{B`{c}}}{{B`{c}}}Bd}0{{{d{c}}{Bh{c}}}AnAf}{{{d{n}}{d{n}}}{{d{n}}}}{{{d{j}}{d{j}}}{{d{j}}}}{{}{{B`{c}}}Bd}{{}{{d{c}}}{AfBn}}{{{d{c}}{d{c}}}{{C`{{d{c}}{d{c}}}}}Af}{{{d{n}}{d{n}}}c{}}{{{d{b}}{d{b}}}c{}}{{{d{c}}{d{c}}}eAf{}}0{{{d{Ah}}{d{Ah}}}c{}}{{{d{Ab}}{d{Ab}}}c{}}{{{d{h}}{d{h}}}c{}}{{{d{Aj}}{d{Aj}}}c{}}{{{d{Ad}}{d{Ad}}}c{}}5{{{d{f}}{d{f}}}c{}}{{{d{A`}}{d{A`}}}c{}}{{{d{Al}}{d{Al}}}c{}}{{{d{j}}{d{j}}}c{}}{{{d{l}}{d{l}}}c{}}{{{d{c}}e}AnAf{}}{{{B`{c}}{B`{c}}}Bb{BdCb}}{{{d{c}}{d{c}}}Bb{AfCb}}{dc{}}0``````````````{{{B`{c}}}{{Cd{Ab}}}Bd}{{{B`{c}}Cf}Ch{BdCj}}{{{d{c}}Cf}Ch{AfCj}}{cc{}}{{{B`{h}}}{{B`{b}}}}{{{B`{A`}}}{{B`{f}}}}{{{B`{A`}}}{{B`{h}}}}3{{{B`{f}}}{{B`{h}}}}{{{B`{A`}}}{{B`{b}}}}{{{B`{l}}}{{B`{f}}}}{{{B`{b}}}{{B`{l}}}}{{{B`{h}}}{{B`{A`}}}}{{{B`{b}}}{{B`{h}}}}{{{B`{f}}}{{B`{A`}}}}{{{B`{f}}}{{B`{l}}}}{{{Bf{Bb}}}{{B`{c}}}Bd}{{{B`{l}}}{{B`{h}}}}{{{B`{l}}}{{B`{A`}}}}{{{B`{l}}}{{B`{b}}}}{{{B`{f}}}{{B`{b}}}}{{{B`{h}}}{{B`{f}}}}{{{B`{h}}}{{B`{l}}}}{{{B`{A`}}}{{B`{l}}}}{{{B`{b}}}{{B`{f}}}}{{{B`{b}}}{{B`{A`}}}}{{{Bf{c}}}{{d{c}}}Af}{cc{}}{ClCn}{D`Db}{DdDf}{ClDh}{D`Dj}{DdDl}{ClDn}{D`E`}{DdEb}{ClEd}{D`Ef}{DdEh}{ClEj}{D`El}{DdEn}{ClF`}{D`Fb}{DdFd}{ClFf}{D`Fh}{DdFj}{ClFl}{D`Fn}{DdG`}{ClGb}{D`Gd}{DdGf}{ClGh}{D`Gj}{DdGl}{GnH`}{HbHd}{HfHh}{HjHl}{HnI`}{IbId}{{{Bf{Bb}}}{{B`{c}}}Bd}{{{Bf{c}}}{{d{c}}}Af}{c{{Ih{}{{If{c}}}}}{IjIlInJ`{Jb{{Bh{Aj}}}}{Jd{{Bh{Aj}}}}{Jh{}{{Jf{Aj}}}}}}{c{{d{Aj}}}{}}{c{{d{Ad}}}{}}{c{{d{f}}}{}}{c{{d{h}}}{}}03{c{{d{j}}}{}}1{c{{d{Ah}}}{}}4{c{{d{Ab}}}{}}16{c{{d{l}}}{}}{c{{d{n}}}{}}150{c{{d{b}}}{}}{c{{d{Al}}}{}}05{c{{d{A`}}}{}};3281:9:27;1;72662:03074;9450209552036{Al{{B`{c}}}Bd}{{{d{Aj}}}{{B`{c}}}Bd}{{{d{Al}}}{{d{j}}}}{{{d{Ad}}}{{d{n}}}}{{{d{c}}}{{B`{c}}}Bd}0{c{{Ih{}{{If{c}}}}}{IjIlInJ`{Jb{{Bh{Aj}}}}{Jd{{Bh{Aj}}}}{Jh{}{{Jf{Aj}}}}}}7669<8>67{c{{d{Ad}}}{}}8>{c{{d{j}}}{}}<=?{c{{d{Ah}}}{}}?>?2104=;{c{{d{h}}}{}}<3>>{c{{d{Ab}}}{}}45212{c{{d{l}}}{}}6{c{{d{b}}}{}}3466596?{c{{d{Al}}}{}}51777843444{c{{d{n}}}{}}786:0524642{c{{d{A`}}}{}}37;220770:2;::;4193100443598;14883{{{Bh{c}}}{{d{c}}}Af}{{{Bh{c}}{d{Ab}}{d{c}}}{{d{c}}}Af}{{{Bh{c}}{d{Ab}}}{{d{c}}}{BnAf}}{d{{d{c}}}{BnAf}}{{{Bh{c}}{B`{f}}{d{Ab}}{d{c}}}{{d{c}}}Af}{{d{B`{f}}{d{c}}}{{d{c}}}Af}1{{{d{c}}e}An{AfJj}Jl}````````````````````````````{{{d{c}}e}gAf{{Jn{{Bh{c}}}}}{}}0{{{d{c}}{d{c}}}{{C`{{d{c}}{d{c}}}}}Af}{ce{}{}}00{{{d{j}}}c{}}{{{d{n}}}c{}}0101{{{d{A`}}}c{}}{{{d{f}}}c{}}{{{d{b}}}c{}}{{{d{l}}}c{}}{{{d{h}}}c{}}56{dc{}}034512677667```````{{{d{Ah}}}{{d{Ah}}}}{{{d{Al}}}{{d{Al}}}}{{{d{Ad}}}{{d{Ad}}}}7{{{d{Aj}}}{{d{Aj}}}}56{{{d{Ab}}}{{d{Ab}}}}:83786140:92{{{d{c}}}AbAf}{{{Bh{c}}{d{c}}}{{d{c}}}Af}{{{Bh{c}}}{{d{c}}}{BnAf}}{{{Bh{c}}B`{d{c}}}{{d{c}}}Af}{{{Bh{c}}B`}{{d{c}}}{BnAf}}{{B`{d{c}}}{{d{c}}}Af}2```````````````````````````````````{{{d{b}}{d{b}}}c{}}{{{d{Ad}}{d{Ad}}}c{}}{{{d{c}}{d{c}}}eAf{}}{{{d{j}}{d{j}}}c{}}{{{d{f}}{d{f}}}c{}}{{{d{h}}{d{h}}}c{}}{{{d{Ab}}{d{Ab}}}c{}}4{{{d{A`}}{d{A`}}}c{}}{{{d{Ah}}{d{Ah}}}c{}}{{{d{n}}{d{n}}}c{}}{{{d{Al}}{d{Al}}}c{}}8{{{d{l}}{d{l}}}c{}}{{{d{Aj}}{d{Aj}}}c{}}{{{d{c}}e}AnAf{}}{{{d{c}}{d{c}}}Bb{AfCb}}{{{d{A`}}}c{}}{{{d{h}}}c{}}{{{d{f}}}c{}}{{{d{b}}}c{}}{{{d{j}}}c{}}{{{d{n}}}c{}}{{{d{l}}}c{}}{{{B`{c}}}eBd{}}75614{{{d{Al}}}c{}}{{{d{Ad}}}c{}}{{{d{Ab}}}c{}}{{{d{Ah}}}c{}}{{{d{Aj}}}c{}}`{{{B`{c}}{B`{c}}}{{Cd{Bj}}}{BdK`}}{{{d{c}}{d{c}}}{{Cd{Bj}}}{AfK`}}`{c{{d{Al}}}{{Kd{}{{Kb{{d{Al}}}}}}}}{c{{d{Ab}}}{{Kd{}{{Kb{{d{Ab}}}}}}}}{c{{d{A`}}}{{Kd{}{{Kb{{d{A`}}}}}}}}{c{{d{j}}}{{Kd{}{{Kb{{d{j}}}}}}}}{c{{d{Ah}}}{{Kd{}{{Kb{{d{Ah}}}}}}}}{c{{d{f}}}{{Kd{}{{Kb{{d{f}}}}}}}}{c{{d{b}}}{{Kd{}{{Kb{{d{b}}}}}}}}56{c{{d{l}}}{{Kd{}{{Kb{{d{l}}}}}}}}{c{{d{n}}}{{Kd{}{{Kb{{d{n}}}}}}}}42{c{{d{Aj}}}{{Kd{}{{Kb{{d{Aj}}}}}}}}027{c{{d{h}}}{{Kd{}{{Kb{{d{h}}}}}}}}7{c{{d{Ad}}}{{Kd{}{{Kb{{d{Ad}}}}}}}}1360`{{{d{n}}}{{d{n}}}}{{{d{j}}}{{d{j}}}}{{{d{Ad}}}c{}}{{{d{b}}}c{}}{{{d{Ah}}}c{}}{{{d{A`}}}c{}}{{{d{l}}}c{}}{{{d{Aj}}}c{}}{{{d{Ab}}}c{}}{{{d{f}}}c{}}{{{d{Al}}}c{}}{{{d{h}}}c{}}6782{{{d{n}}}c{}}124{{{d{j}}}c{}}6;769835;7420:16;:38249579;0578:3612460329;:1578469547;238:{{{d{Al}}{d{Al}}}c{}}{{{d{c}}{d{c}}}eAf{}}{{{d{Ab}}{d{Ab}}}c{}}{{{d{Ah}}{d{Ah}}}c{}}{{{d{h}}{d{h}}}c{}}{{{d{b}}{d{b}}}c{}}{{{d{l}}{d{l}}}c{}}{{{d{Ad}}{d{Ad}}}c{}}{{{d{f}}{d{f}}}c{}}7{{{d{n}}{d{n}}}c{}}{{{d{Aj}}{d{Aj}}}c{}}9{{{d{j}}{d{j}}}c{}}{{{d{A`}}{d{A`}}}c{}}{{{d{c}}e}AnAf{}}{{{d{c}}c}{{d{c}}}Af}{{{d{c}}}{{d{c}}}Af}{{{d{Ah}}}{{d{Ah}}}}{{{d{f}}}{{d{f}}}}{{{d{Ad}}}{{d{Ad}}}}{{{d{A`}}}{{d{A`}}}}{{{d{h}}}{{d{h}}}}{{{d{Aj}}}{{d{Aj}}}}{{{d{b}}}{{d{b}}}}{{{d{Al}}}{{d{Al}}}}{{{d{Ab}}}{{d{Ab}}}}{{{d{l}}}{{d{l}}}}::35068{{{d{b}}{d{b}}}{{d{b}}}}{{{d{A`}}{d{A`}}}{{d{A`}}}}{{{d{Ad}}{d{Ad}}}{{d{Ad}}}}{{{d{h}}{d{h}}}{{d{h}}}}{{{d{Ab}}{d{Ab}}}{{d{Ab}}}}{{{d{Al}}{d{Al}}}{{d{Al}}}}{{{d{Aj}}{d{Aj}}}{{d{Aj}}}}{{{d{f}}{d{f}}}{{d{f}}}}{{{d{l}}{d{l}}}{{d{l}}}}{{{d{Ah}}{d{Ah}}}{{d{Ah}}}}?:{{{d{f}}}{{d{f}}}}>{{{d{A`}}}{{d{A`}}}}5:29473;86{{{d{c}}{Bh{c}}{d{Ab}}}AnAf}{{{d{c}}d}AnAf}{{{d{c}}{Bh{c}}{B`{f}}{d{Ab}}}AnAf}{{{d{c}}d{B`{f}}}AnAf}1{{{B`{c}}{d{e}}{d{e}}}{{d{e}}}Bd{{Af{}{{Kf{c}}}}}}{{{B`{c}}{B`{c}}{B`{c}}}{{B`{c}}}Bd}{{{B`{c}}AbBb}AnBd}0{{{d{Al}}Al}c{}}{{{d{f}}{d{f}}}c{}}{{{d{Ad}}Ad}c{}}{{{d{f}}f}c{}}{{{d{l}}l}c{}}2{{{d{Ah}}Ah}c{}}{{{d{Ad}}{d{Ad}}}c{}}{{{d{Al}}{d{Al}}}c{}}{{{d{l}}{d{l}}}c{}}5{{{d{h}}{d{h}}}c{}}{{{d{c}}{d{c}}}eAf{}}{{{d{b}}b}c{}}{{{d{h}}h}c{}}18{{{d{Aj}}{d{Aj}}}c{}}==3{{{d{Ah}}{d{Ah}}}c{}}{{{d{Ab}}Ab}c{}}{{{d{A`}}A`}c{}}5{{{d{Al}}Al}c{}}{{{d{Aj}}Aj}c{}}{{{d{b}}{d{b}}}c{}}78314?{{{d{Ab}}{d{Ab}}}c{}}85{{{d{f}}f}c{}}530{{{d{l}}l}c{}}<:7{{{d{Ad}}Ad}c{}}750{{{d{Ah}}Ah}c{}}00{{{d{A`}}{d{A`}}}c{}}{{{d{c}}e}AnAf{}}4{{{d{h}}{d{h}}}c{}};{{{d{f}}{d{f}}}c{}}<{{{d{l}}{d{l}}}c{}}77=5{{{d{h}}h}c{}}<6:90?96?={{{d{Aj}}{d{Aj}}}c{}}{{{d{Al}}{d{Al}}}c{}}{{{d{Ab}}Ab}c{}}4?6?54{{{d{Al}}Al}c{}}{{{d{Aj}}Aj}c{}}1{{{d{Ad}}{d{Ad}}}c{}}889?={{{d{h}}}{{d{h}}}}{{{d{l}}}{{d{l}}}}{{{d{b}}}{{d{b}}}}{{{d{n}}}{{d{n}}}}{{{d{f}}}{{d{f}}}}{{{d{A`}}}{{d{A`}}}}{{{d{j}}}{{d{j}}}}{{{B`{h}}{B`{h}}{B`{h}}}{{B`{h}}}}{{{B`{A`}}{B`{A`}}{B`{A`}}}{{B`{A`}}}}{{{B`{f}}{B`{f}}{B`{f}}}{{B`{f}}}}{{{B`{l}}{B`{l}}{B`{l}}}{{B`{l}}}}{{{B`{b}}{B`{b}}{B`{b}}}{{B`{b}}}}{{{d{n}}{d{n}}{d{n}}}{{d{n}}}}{{{d{Ah}}{d{Ah}}{d{Ah}}}{{d{Ah}}}}{{ddd}d}{{{d{j}}{d{j}}{d{j}}}{{d{j}}}}{{{d{Al}}{d{Al}}{d{Al}}}{{d{Al}}}}{{{d{f}}{d{f}}{d{f}}}{{d{f}}}}{{{d{h}}{d{h}}{d{h}}}{{d{h}}}}{{{d{Ab}}{d{Ab}}{d{Ab}}}{{d{Ab}}}}{{{d{l}}{d{l}}{d{l}}}{{d{l}}}}{{{d{Aj}}{d{Aj}}{d{Aj}}}{{d{Aj}}}}{{{d{Ad}}{d{Ad}}{d{Ad}}}{{d{Ad}}}}{{{d{b}}{d{b}}{d{b}}}{{d{b}}}}9{{{d{A`}}{d{A`}}{d{A`}}}{{d{A`}}}}{{{B`{A`}}{B`{A`}}}c{}}{{{B`{b}}{B`{b}}}c{}}{{{B`{l}}{B`{l}}}c{}}{{{B`{h}}{B`{h}}}c{}}{{{B`{f}}{B`{f}}}c{}}{{{d{h}}{d{h}}}c{}}{{{d{f}}{d{f}}}c{}}{{{d{A`}}{d{A`}}}c{}}{{{d{Aj}}{d{Aj}}}c{}}{{{d{b}}{d{b}}}c{}}{{dd}c{}}{{{d{Ab}}{d{Ab}}}c{}}{{{d{l}}{d{l}}}c{}}{{{d{j}}{d{j}}}c{}}{{{d{Al}}{d{Al}}}c{}}{{{d{Ad}}{d{Ad}}}c{}}{{{d{Ah}}{d{Ah}}}c{}}{{{d{n}}{d{n}}}c{}}7>{{{B`{A`}}{B`{A`}}}c{}}{{{B`{b}}{B`{b}}}c{}}{{{B`{l}}{B`{l}}}c{}}{{{B`{f}}{B`{f}}}c{}}46>58{{{d{h}}{d{h}}}c{}}<:<;>8{{{d{f}}{d{f}}}c{}}>4253{{{B`{h}}{B`{h}}}c{}}:18{{{d{A`}}{d{A`}}}c{}}3:8?<{{{d{b}}{d{b}}}c{}}>{{dd}c{}}{{{d{Aj}}{d{Aj}}}c{}}{{{d{Ab}}{d{Ab}}}c{}}89;:5?026{{{d{l}}{d{l}}}c{}}3524=8{{{d{j}}{d{j}}}c{}}{{{d{Ad}}{d{Ad}}}c{}}{{{d{Ah}}{d{Ah}}}c{}}=9?<>3{{{d{Al}}{d{Al}}}c{}}7;9<268351{{{d{n}}{d{n}}}c{}}8{{{B`{l}}{B`{l}}}{{B`{l}}}}{{{B`{A`}}{B`{A`}}}{{B`{A`}}}}{{{B`{h}}{B`{h}}}{{B`{h}}}}{{{B`{f}}{B`{f}}}{{B`{f}}}}{{{B`{b}}{B`{b}}}{{B`{b}}}}{{{d{h}}{d{h}}}{{d{h}}}}{{{d{j}}{d{j}}}{{d{j}}}}{{{d{Aj}}{d{Aj}}}{{d{Aj}}}}{{{d{l}}{d{l}}}{{d{l}}}}{{dd}d}{{{d{f}}{d{f}}}{{d{f}}}}{{{d{b}}{d{b}}}{{d{b}}}}{{{d{n}}{d{n}}}{{d{n}}}}{{{d{Ah}}{d{Ah}}}{{d{Ah}}}}{{{d{Al}}{d{Al}}}{{d{Al}}}}{{{d{Ad}}{d{Ad}}}{{d{Ad}}}}6{{{d{Ab}}{d{Ab}}}{{d{Ab}}}}{{{d{A`}}{d{A`}}}{{d{A`}}}}{{{B`{A`}}{B`{A`}}}{{B`{A`}}}}>{{{B`{h}}{B`{h}}}{{B`{h}}}}{{{B`{l}}{B`{l}}}{{B`{l}}}}{{{B`{f}}{B`{f}}}{{B`{f}}}}<574?:;{{{d{h}}{d{h}}}{{d{h}}}}>:7=?9{{{B`{l}}{B`{l}}}c{}}{{{B`{h}}{B`{h}}}c{}}{{{B`{A`}}{B`{A`}}}c{}}{{{B`{b}}{B`{b}}}c{}}{{{B`{f}}{B`{f}}}c{}}{{{d{f}}{d{f}}}c{}}{{dd}c{}}{{{d{Ah}}{d{Ah}}}c{}}{{{d{Ad}}{d{Ad}}}c{}}{{{d{A`}}{d{A`}}}c{}}3{{{d{Al}}{d{Al}}}c{}}{{{d{Aj}}{d{Aj}}}c{}}{{{d{n}}{d{n}}}c{}}{{{d{Ab}}{d{Ab}}}c{}}{{{d{b}}{d{b}}}c{}}{{{d{j}}{d{j}}}c{}}{{{d{l}}{d{l}}}c{}}{{{d{h}}{d{h}}}c{}}`{Bb{{B`{c}}}Bd}{c{{d{c}}}Af}{{{d{c}}{Bh{c}}B`}AnAf}{{{d{c}}B`}AnAf}156874;9{{{d{c}}{d{c}}}eAf{}}=;>0{{{d{f}}{d{f}}}c{}}1{{{d{Ah}}{d{Ah}}}c{}}{{{d{c}}e}AnAf{}}{c{{d{f}}}{{Kd{}{{Kb{{d{f}}}}}}}}{c{{d{l}}}{{Kd{}{{Kb{{d{l}}}}}}}}{c{{d{Aj}}}{{Kd{}{{Kb{{d{Aj}}}}}}}}2{c{{d{Ah}}}{{Kd{}{{Kb{{d{Ah}}}}}}}}{c{{d{A`}}}{{Kd{}{{Kb{{d{A`}}}}}}}}2{c{{d{b}}}{{Kd{}{{Kb{{d{b}}}}}}}}2{c{{d{n}}}{{Kd{}{{Kb{{d{n}}}}}}}}{c{{d{Ab}}}{{Kd{}{{Kb{{d{Ab}}}}}}}}{c{{d{h}}}{{Kd{}{{Kb{{d{h}}}}}}}}1{c{{d{j}}}{{Kd{}{{Kb{{d{j}}}}}}}}5{c{{d{Al}}}{{Kd{}{{Kb{{d{Al}}}}}}}}924{c{{d{Ad}}}{{Kd{}{{Kb{{d{Ad}}}}}}}}6021{{{d{b}}}{{d{b}}}}{{{d{Al}}}{{d{Al}}}}{{{d{f}}}{{d{f}}}}{{{d{Ah}}}{{d{Ah}}}}{{{d{h}}}{{d{h}}}}{{{d{Ad}}}{{d{Ad}}}}{{{d{A`}}}{{d{A`}}}}{{{d{l}}}{{d{l}}}}{{{d{Aj}}}{{d{Aj}}}}{{{d{Ab}}}{{d{Ab}}}}{{{d{c}}}{{d{c}}}Af}0{{{d{Aj}}{d{Aj}}}{{d{Aj}}}}{{{B`{c}}}{{B`{c}}}Bd}0{{{B`{c}}Ab}BbBd}0{{{B`{c}}}{{Bf{Bb}}}Bd}{{{d{c}}}{{Bf{c}}}Af}{{{Ih{}{{If{c}}}}}c{IjIlInJ`{Jb{{Bh{Aj}}}}{Jd{{Bh{Aj}}}}{Jh{}{{Jf{Aj}}}}}}{{{d{b}}}c{}}{{{d{Aj}}}c{}}{{{d{Al}}}c{}}2{{{d{Ah}}}c{}}2{{{d{Ad}}}c{}}{{{d{l}}}c{}}{{{d{Ab}}}c{}}{{{d{j}}}c{}}41{{{d{h}}}c{}}{{{d{f}}}c{}}913{{{d{n}}}c{}}{{{d{A`}}}c{}}:00:8;0::7172462537648;8370;0:3991912;6814{{{B`{c}}}AlBd}{{{B`{c}}}{{d{Aj}}}Bd}{{{d{j}}}{{d{Al}}}}{{{d{n}}}{{d{Ad}}}}{{{d{j}}}{{d{j}}}}{{{d{n}}}{{d{n}}}}{{{B`{c}}}{{d{c}}}Bd};8{{{Ih{}{{If{c}}}}}c{IjIlInJ`{Jb{{Bh{Aj}}}}{Jd{{Bh{Aj}}}}{Jh{}{{Jf{Aj}}}}}}{{{d{Aj}}}c{}}9{{{d{Al}}}c{}}{{{d{Ah}}}c{}}{{{d{Ad}}}c{}}0=3<{{{d{Ab}}}c{}}4>>{{{d{b}}}c{}}20{{{d{j}}}c{}}105{{{d{f}}}c{}}{{{d{A`}}}c{}}{{{d{l}}}c{}}7{{{d{n}}}c{}}0{{{d{h}}}c{}}8306:62906953;:9;6082574;274493;07<6171;3;09:8739520;44726189;;99:630651;28673;083568456310:942:>?{{{d{Al}}}{{d{Al}}}}1{{{d{Ah}}}{{d{Ah}}}}{{{d{Ad}}}{{d{Ad}}}}7{{{d{Ab}}}{{d{Ab}}}}7:{{{d{Aj}}}{{d{Aj}}}}77321;45809{c{{Kh{e}}}{}{}}0{{{Bh{c}}}{{Kh{{d{c}}Kj}}}Af}01111{cKl{}}00```````````````````````````````````{{dc}d{}}0{cd{}}00011985761111````{{KnKnKn}Kn}{{{L`{}{{Kf{c}}}}{L`{}{{Kf{c}}}}}c{}}{{LbLb}c{}}000{{KnKn}Kn}02`````````````{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{}{}{}{}}{{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}{}{}{}{}}{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}i{}{}{}{}}{{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}i{}{}{}{}}{{{Jh{}{{Jf{c}}{Lf{e}}}}}e{}{}}{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{}{}{}{}}{c{{Lh{}{{Kf{e}}{Jf{g}}{Ld{c}}{Lf{i}}}}}{}{}{}{}}{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}c{}{}{}{}}00{{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}c{}{}{}{}}10111{{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}g{}{}{}{}}{{{Jh{}{{Jf{c}}{Lf{e}}}}}{{Jh{}{{Jf{c}}{Lf{e}}}}}{}{}}10:{{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}e{}{}{}{}}{{{Jh{}{{Jf{c}}{Lf{e}}}}}c{}{}}{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}e{}{}{}{}}210212102102121<3<{{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}{}{}{}{}}{{{Jh{}{{Jf{c}}{Lf{e}}}}{Jh{}{{Jf{c}}{Lf{e}}}}}{{Jh{}{{Jf{c}}{Lf{e}}}}}{}{}}>10?>{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{}{}{}{}};;?6{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}g{}{}{}{}}{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{}{}{}{}}{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}i{}{}{}{}}1:9:99``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}c{}{}{}{}{}}{{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}c{}{}{}{}{}}{{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}g{}{}{}{}{}}{{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}g{}{}{}{}{}}{{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}i{}{}{}{}{}}{{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}i{}{}{}{}{}}54{{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}k{}{}{}{}{}}{{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}k{}{}{}{}{}}{{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}c}{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}{}{}{}{}{}}{{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}c}{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}{}{}{}{}{}}{c{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}{}{}{}{}{}}{c{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}{}{}{}{}{}}1032{{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}e}{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}{}{}{}{}{}}{{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}e}{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}{}{}{}{}{}}54","D":"BJf","p":[[1,"i8"],[5,"Simd",1,1665],[1,"isize"],[1,"i32"],[1,"f64"],[1,"i64"],[1,"f32"],[1,"i16"],[1,"usize"],[1,"u32"],[10,"SimdElement",1,1665],[1,"u16"],[1,"u8"],[1,"u64"],[1,"unit"],[5,"Mask",1,1666],[1,"bool"],[10,"MaskElement",1,1666],[1,"array"],[1,"slice"],[6,"Ordering",1667],[10,"Ord",1667],[10,"Default",1668],[1,"tuple"],[10,"PartialEq",1667],[6,"Option",1669],[5,"Formatter",1670],[8,"Result",1670],[10,"Debug",1670],[5,"__m128i",1671],[8,"i8x16",1,1672],[5,"__m256i",1671],[8,"i8x32",1,1672],[5,"__m512i",1671],[8,"i8x64",1,1672],[8,"i16x8",1,1672],[8,"i16x16",1,1672],[8,"i16x32",1,1672],[8,"i32x4",1,1672],[8,"i32x8",1,1672],[8,"i32x16",1,1672],[8,"i64x2",1,1672],[8,"i64x4",1,1672],[8,"i64x8",1,1672],[8,"isizex2",1,1672],[8,"isizex4",1,1672],[8,"isizex8",1,1672],[8,"u8x16",1,1672],[8,"u8x32",1,1672],[8,"u8x64",1,1672],[8,"u16x8",1,1672],[8,"u16x16",1,1672],[8,"u16x32",1,1672],[8,"u32x4",1,1672],[8,"u32x8",1,1672],[8,"u32x16",1,1672],[8,"u64x2",1,1672],[8,"u64x4",1,1672],[8,"u64x8",1,1672],[8,"usizex2",1,1672],[8,"usizex4",1,1672],[8,"usizex8",1,1672],[5,"__m128",1671],[8,"f32x4",1,1672],[5,"__m256",1671],[8,"f32x8",1,1672],[5,"__m512",1671],[8,"f32x16",1,1672],[5,"__m128d",1671],[8,"f64x2",1,1672],[5,"__m256d",1671],[8,"f64x4",1,1672],[5,"__m512d",1671],[8,"f64x8",1,1672],[17,"Bytes"],[10,"ToBytes",1,1673],[10,"Copy",1674],[10,"Unpin",1674],[10,"Send",1674],[10,"Sync",1674],[10,"AsRef",1675],[10,"AsMut",1675],[17,"Scalar"],[10,"SimdUint",1425,1676],[10,"Hash",1677],[10,"Hasher",1677],[10,"SliceIndex",1678],[10,"PartialOrd",1667],[17,"Item"],[10,"Iterator",1679],[17,"Mask"],[6,"Result",1680],[5,"TryFromSliceError",1681],[5,"TypeId",1682],[10,"SimdOrd",1412,1683],[10,"SimdPartialEq",1412,1684],[10,"SimdPartialOrd",1412,1683],[17,"Bits"],[17,"Cast"],[10,"SimdFloat",1425,1685],[17,"Unsigned"],[10,"SimdInt",1425,1686],[17,"Usize"],[17,"Isize"],[17,"CastPtr"],[17,"MutPtr"],[10,"SimdConstPtr",1631,1687],[17,"ConstPtr"],[10,"SimdMutPtr",1631,1688],[5,"LaneCount",1],[10,"Swizzle",1]],"r":[[0,1689],[5,1690],[6,1666],[8,1666],[9,1665],[10,1691],[11,1665],[12,1690],[13,1692],[14,1673],[127,1693],[159,1672],[160,1672],[161,1672],[162,1672],[163,1672],[164,1672],[165,1672],[166,1672],[167,1672],[168,1672],[169,1672],[170,1672],[171,1672],[172,1672],[439,1672],[440,1672],[441,1672],[442,1672],[443,1672],[444,1672],[445,1672],[446,1672],[447,1672],[448,1672],[449,1672],[450,1672],[451,1672],[452,1672],[453,1672],[454,1672],[455,1672],[456,1672],[457,1672],[458,1672],[459,1672],[460,1672],[461,1672],[462,1672],[463,1672],[464,1672],[465,1672],[466,1672],[499,1672],[500,1672],[501,1672],[502,1672],[503,1672],[504,1672],[505,1672],[533,1672],[534,1672],[535,1672],[536,1672],[537,1672],[538,1672],[539,1672],[540,1672],[541,1672],[542,1672],[543,1672],[544,1672],[545,1672],[546,1672],[547,1672],[548,1672],[549,1672],[550,1672],[551,1672],[552,1672],[553,1672],[554,1672],[555,1672],[556,1672],[557,1672],[558,1672],[559,1672],[560,1672],[561,1672],[562,1672],[563,1672],[564,1672],[565,1672],[566,1672],[567,1672],[603,1693],[606,1693],[631,1693],[1067,1692],[1360,1672],[1361,1672],[1362,1672],[1363,1672],[1364,1672],[1365,1672],[1366,1672],[1367,1672],[1368,1672],[1369,1672],[1370,1672],[1371,1672],[1372,1672],[1373,1672],[1374,1672],[1375,1672],[1376,1672],[1377,1672],[1378,1672],[1379,1672],[1380,1672],[1381,1672],[1382,1672],[1383,1672],[1384,1672],[1385,1672],[1386,1672],[1387,1672],[1388,1672],[1389,1672],[1390,1672],[1391,1672],[1392,1672],[1393,1672],[1394,1672],[1413,1683],[1414,1684],[1415,1683],[1434,1685],[1435,1686],[1436,1676],[1501,1666],[1502,1665],[1503,1687],[1504,1685],[1505,1686],[1506,1688],[1507,1683],[1508,1684],[1509,1683],[1510,1676],[1511,1672],[1512,1672],[1513,1672],[1514,1672],[1515,1672],[1516,1672],[1517,1672],[1518,1672],[1519,1672],[1520,1672],[1521,1672],[1522,1672],[1523,1672],[1524,1672],[1525,1672],[1526,1672],[1527,1672],[1528,1672],[1529,1672],[1530,1672],[1531,1672],[1532,1672],[1533,1672],[1534,1672],[1535,1672],[1536,1672],[1537,1672],[1538,1672],[1539,1672],[1540,1672],[1541,1672],[1542,1672],[1543,1672],[1544,1672],[1545,1672],[1546,1672],[1547,1672],[1548,1672],[1549,1672],[1550,1672],[1551,1672],[1552,1672],[1553,1672],[1554,1672],[1555,1672],[1556,1672],[1557,1672],[1558,1672],[1559,1672],[1560,1672],[1561,1672],[1562,1672],[1563,1672],[1564,1672],[1565,1672],[1566,1672],[1567,1672],[1568,1672],[1569,1672],[1570,1672],[1571,1672],[1572,1672],[1573,1672],[1574,1672],[1575,1672],[1576,1672],[1577,1672],[1578,1672],[1579,1672],[1580,1672],[1581,1672],[1582,1672],[1583,1672],[1584,1672],[1585,1672],[1586,1672],[1587,1672],[1588,1672],[1589,1672],[1590,1672],[1591,1672],[1592,1672],[1593,1672],[1594,1672],[1595,1692],[1596,1672],[1597,1672],[1598,1672],[1599,1672],[1600,1672],[1601,1672],[1602,1672],[1603,1672],[1604,1672],[1605,1672],[1606,1672],[1607,1672],[1608,1672],[1609,1672],[1610,1672],[1611,1672],[1612,1672],[1613,1672],[1614,1672],[1615,1672],[1616,1672],[1617,1672],[1618,1672],[1619,1672],[1620,1672],[1621,1672],[1622,1672],[1623,1672],[1624,1672],[1625,1672],[1626,1672],[1627,1672],[1628,1672],[1629,1672],[1630,1672],[1639,1687],[1640,1688]],"b":[[15,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[16,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[17,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[18,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[19,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[20,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[21,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[22,"impl-Add-for-Simd%3Ci16,+N%3E"],[23,"impl-Add-for-Simd%3Cusize,+N%3E"],[24,"impl-Add-for-Simd%3Cf32,+N%3E"],[25,"impl-Add-for-Simd%3Ci8,+N%3E"],[26,"impl-Add-for-Simd%3Cu32,+N%3E"],[27,"impl-Add-for-Simd%3Ci32,+N%3E"],[28,"impl-Add%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[29,"impl-Add-for-Simd%3Cisize,+N%3E"],[30,"impl-Add-for-Simd%3Cu16,+N%3E"],[31,"impl-Add-for-Simd%3Ci64,+N%3E"],[32,"impl-Add%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[33,"impl-Add-for-Simd%3Cu8,+N%3E"],[34,"impl-Add-for-Simd%3Cu64,+N%3E"],[35,"impl-Add%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[36,"impl-Add-for-Simd%3Cf64,+N%3E"],[38,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[39,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[43,"impl-AsMut%3C%5BT;+N%5D%3E-for-Simd%3CT,+N%3E"],[44,"impl-AsMut%3C%5BT%5D%3E-for-Simd%3CT,+N%3E"],[46,"impl-AsRef%3C%5BT;+N%5D%3E-for-Simd%3CT,+N%3E"],[47,"impl-AsRef%3C%5BT%5D%3E-for-Simd%3CT,+N%3E"],[48,"impl-BitAnd%3Cbool%3E-for-Mask%3CT,+N%3E"],[49,"impl-BitAnd-for-Mask%3CT,+N%3E"],[50,"impl-BitAnd%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[51,"impl-BitAnd%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[52,"impl-BitAnd-for-Simd%3Ci32,+N%3E"],[53,"impl-BitAnd-for-Simd%3Cu32,+N%3E"],[54,"impl-BitAnd-for-Simd%3Cusize,+N%3E"],[55,"impl-BitAnd-for-Simd%3Ci16,+N%3E"],[56,"impl-BitAnd-for-Simd%3Cu16,+N%3E"],[57,"impl-BitAnd-for-Simd%3Ci64,+N%3E"],[58,"impl-BitAnd-for-Simd%3Ci8,+N%3E"],[59,"impl-BitAnd-for-Simd%3Cisize,+N%3E"],[60,"impl-BitAnd-for-Simd%3Cu64,+N%3E"],[61,"impl-BitAnd%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[62,"impl-BitAnd-for-Simd%3Cu8,+N%3E"],[63,"impl-BitAndAssign-for-Mask%3CT,+N%3E"],[64,"impl-BitAndAssign%3Cbool%3E-for-Mask%3CT,+N%3E"],[66,"impl-BitOr%3Cbool%3E-for-Mask%3CT,+N%3E"],[67,"impl-BitOr-for-Mask%3CT,+N%3E"],[68,"impl-BitOr-for-Simd%3Cu16,+N%3E"],[69,"impl-BitOr-for-Simd%3Ci8,+N%3E"],[70,"impl-BitOr-for-Simd%3Cisize,+N%3E"],[71,"impl-BitOr%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[72,"impl-BitOr-for-Simd%3Ci32,+N%3E"],[73,"impl-BitOr%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[74,"impl-BitOr%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[75,"impl-BitOr-for-Simd%3Cu32,+N%3E"],[76,"impl-BitOr-for-Simd%3Cu64,+N%3E"],[77,"impl-BitOr-for-Simd%3Ci16,+N%3E"],[78,"impl-BitOr-for-Simd%3Cu8,+N%3E"],[79,"impl-BitOr-for-Simd%3Ci64,+N%3E"],[80,"impl-BitOr-for-Simd%3Cusize,+N%3E"],[81,"impl-BitOrAssign%3Cbool%3E-for-Mask%3CT,+N%3E"],[82,"impl-BitOrAssign-for-Mask%3CT,+N%3E"],[84,"impl-BitXor%3Cbool%3E-for-Mask%3CT,+N%3E"],[85,"impl-BitXor-for-Mask%3CT,+N%3E"],[86,"impl-BitXor-for-Simd%3Ci32,+N%3E"],[87,"impl-BitXor%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[88,"impl-BitXor-for-Simd%3Cu32,+N%3E"],[89,"impl-BitXor-for-Simd%3Ci8,+N%3E"],[90,"impl-BitXor-for-Simd%3Ci16,+N%3E"],[91,"impl-BitXor-for-Simd%3Cusize,+N%3E"],[92,"impl-BitXor-for-Simd%3Cisize,+N%3E"],[93,"impl-BitXor%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[94,"impl-BitXor-for-Simd%3Cu64,+N%3E"],[95,"impl-BitXor%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[96,"impl-BitXor-for-Simd%3Cu8,+N%3E"],[97,"impl-BitXor-for-Simd%3Cu16,+N%3E"],[98,"impl-BitXor-for-Simd%3Ci64,+N%3E"],[99,"impl-BitXorAssign%3Cbool%3E-for-Mask%3CT,+N%3E"],[100,"impl-BitXorAssign-for-Mask%3CT,+N%3E"],[109,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[110,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[111,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[112,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[113,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[114,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[115,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[116,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[117,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[118,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[119,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[120,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[121,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[122,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[134,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[135,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[139,"impl-Div-for-Simd%3Cf32,+N%3E"],[140,"impl-Div-for-Simd%3Ci8,+N%3E"],[141,"impl-Div%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[142,"impl-Div%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[143,"impl-Div-for-Simd%3Cu16,+N%3E"],[144,"impl-Div-for-Simd%3Cusize,+N%3E"],[145,"impl-Div-for-Simd%3Ci32,+N%3E"],[146,"impl-Div-for-Simd%3Cu8,+N%3E"],[147,"impl-Div-for-Simd%3Cu32,+N%3E"],[148,"impl-Div%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[149,"impl-Div-for-Simd%3Cisize,+N%3E"],[150,"impl-Div-for-Simd%3Ci16,+N%3E"],[151,"impl-Div-for-Simd%3Cu64,+N%3E"],[152,"impl-Div-for-Simd%3Cf64,+N%3E"],[153,"impl-Div-for-Simd%3Ci64,+N%3E"],[157,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[158,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[177,"impl-From%3CMask%3Ci32,+N%3E%3E-for-Mask%3Ci8,+N%3E"],[178,"impl-From%3CMask%3Ci16,+N%3E%3E-for-Mask%3Cisize,+N%3E"],[179,"impl-From%3CMask%3Ci16,+N%3E%3E-for-Mask%3Ci32,+N%3E"],[181,"impl-From%3CMask%3Cisize,+N%3E%3E-for-Mask%3Ci32,+N%3E"],[182,"impl-From%3CMask%3Ci16,+N%3E%3E-for-Mask%3Ci8,+N%3E"],[183,"impl-From%3CMask%3Ci64,+N%3E%3E-for-Mask%3Cisize,+N%3E"],[184,"impl-From%3CMask%3Ci8,+N%3E%3E-for-Mask%3Ci64,+N%3E"],[185,"impl-From%3CMask%3Ci32,+N%3E%3E-for-Mask%3Ci16,+N%3E"],[186,"impl-From%3CMask%3Ci8,+N%3E%3E-for-Mask%3Ci32,+N%3E"],[187,"impl-From%3CMask%3Cisize,+N%3E%3E-for-Mask%3Ci16,+N%3E"],[188,"impl-From%3CMask%3Cisize,+N%3E%3E-for-Mask%3Ci64,+N%3E"],[189,"impl-From%3C%5Bbool;+N%5D%3E-for-Mask%3CT,+N%3E"],[190,"impl-From%3CMask%3Ci64,+N%3E%3E-for-Mask%3Ci32,+N%3E"],[191,"impl-From%3CMask%3Ci64,+N%3E%3E-for-Mask%3Ci16,+N%3E"],[192,"impl-From%3CMask%3Ci64,+N%3E%3E-for-Mask%3Ci8,+N%3E"],[193,"impl-From%3CMask%3Cisize,+N%3E%3E-for-Mask%3Ci8,+N%3E"],[194,"impl-From%3CMask%3Ci32,+N%3E%3E-for-Mask%3Cisize,+N%3E"],[195,"impl-From%3CMask%3Ci32,+N%3E%3E-for-Mask%3Ci64,+N%3E"],[196,"impl-From%3CMask%3Ci16,+N%3E%3E-for-Mask%3Ci64,+N%3E"],[197,"impl-From%3CMask%3Ci8,+N%3E%3E-for-Mask%3Cisize,+N%3E"],[198,"impl-From%3CMask%3Ci8,+N%3E%3E-for-Mask%3Ci16,+N%3E"],[240,"impl-ToBytes-for-Simd%3Cu8,+8%3E"],[241,"impl-ToBytes-for-Simd%3Cu32,+4%3E"],[242,"impl-ToBytes-for-Simd%3Cisize,+4%3E"],[243,"impl-ToBytes-for-Simd%3Ci32,+1%3E"],[244,"impl-ToBytes-for-Simd%3Ci32,+2%3E"],[245,"impl-ToBytes-for-Simd%3Cu8,+16%3E"],[246,"impl-ToBytes-for-Simd%3Cf64,+1%3E"],[247,"impl-ToBytes-for-Simd%3Ci32,+16%3E"],[248,"impl-ToBytes-for-Simd%3Cu16,+2%3E"],[249,"impl-ToBytes-for-Simd%3Cu32,+2%3E"],[250,"impl-ToBytes-for-Simd%3Cusize,+4%3E"],[251,"impl-ToBytes-for-Simd%3Cu16,+4%3E"],[252,"impl-ToBytes-for-Simd%3Cu8,+2%3E"],[253,"impl-ToBytes-for-Simd%3Ci64,+1%3E"],[254,"impl-ToBytes-for-Simd%3Cf32,+1%3E"],[255,"impl-ToBytes-for-Simd%3Ci64,+8%3E"],[256,"impl-ToBytes-for-Simd%3Ci32,+8%3E"],[257,"impl-ToBytes-for-Simd%3Cf32,+4%3E"],[258,"impl-ToBytes-for-Simd%3Ci8,+16%3E"],[259,"impl-ToBytes-for-Simd%3Cu64,+8%3E"],[260,"impl-ToBytes-for-Simd%3Cu64,+4%3E"],[261,"impl-ToBytes-for-Simd%3Cu16,+8%3E"],[262,"impl-ToBytes-for-Simd%3Ci16,+16%3E"],[263,"impl-ToBytes-for-Simd%3Cu8,+4%3E"],[264,"impl-ToBytes-for-Simd%3Cf32,+2%3E"],[265,"impl-ToBytes-for-Simd%3Ci8,+2%3E"],[266,"impl-ToBytes-for-Simd%3Ci32,+4%3E"],[267,"impl-ToBytes-for-Simd%3Cu64,+1%3E"],[268,"impl-ToBytes-for-Simd%3Cu32,+16%3E"],[269,"impl-ToBytes-for-Simd%3Cisize,+2%3E"],[270,"impl-ToBytes-for-Simd%3Cu32,+8%3E"],[271,"impl-ToBytes-for-Simd%3Ci8,+8%3E"],[272,"impl-ToBytes-for-Simd%3Cf64,+4%3E"],[273,"impl-ToBytes-for-Simd%3Cu8,+32%3E"],[274,"impl-ToBytes-for-Simd%3Cu64,+2%3E"],[275,"impl-ToBytes-for-Simd%3Cu8,+64%3E"],[276,"impl-ToBytes-for-Simd%3Cf64,+8%3E"],[277,"impl-ToBytes-for-Simd%3Ci8,+4%3E"],[278,"impl-ToBytes-for-Simd%3Cu16,+32%3E"],[279,"impl-ToBytes-for-Simd%3Cu16,+16%3E"],[280,"impl-ToBytes-for-Simd%3Ci8,+64%3E"],[281,"impl-ToBytes-for-Simd%3Cu32,+1%3E"],[282,"impl-ToBytes-for-Simd%3Ci16,+32%3E"],[283,"impl-ToBytes-for-Simd%3Cf32,+16%3E"],[284,"impl-ToBytes-for-Simd%3Ci16,+4%3E"],[285,"impl-ToBytes-for-Simd%3Cf64,+2%3E"],[286,"impl-ToBytes-for-Simd%3Ci64,+4%3E"],[287,"impl-ToBytes-for-Simd%3Cu8,+1%3E"],[288,"impl-ToBytes-for-Simd%3Cisize,+8%3E"],[289,"impl-ToBytes-for-Simd%3Ci64,+2%3E"],[290,"impl-ToBytes-for-Simd%3Cusize,+8%3E"],[291,"impl-ToBytes-for-Simd%3Ci16,+8%3E"],[292,"impl-ToBytes-for-Simd%3Ci8,+1%3E"],[293,"impl-ToBytes-for-Simd%3Ci16,+1%3E"],[294,"impl-ToBytes-for-Simd%3Cisize,+1%3E"],[295,"impl-ToBytes-for-Simd%3Cusize,+1%3E"],[296,"impl-ToBytes-for-Simd%3Cusize,+2%3E"],[297,"impl-ToBytes-for-Simd%3Ci8,+32%3E"],[298,"impl-ToBytes-for-Simd%3Ci16,+2%3E"],[299,"impl-ToBytes-for-Simd%3Cf32,+8%3E"],[300,"impl-ToBytes-for-Simd%3Cu16,+1%3E"],[303,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[304,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[308,"impl-ToBytes-for-Simd%3Cu64,+1%3E"],[309,"impl-ToBytes-for-Simd%3Ci16,+4%3E"],[310,"impl-ToBytes-for-Simd%3Ci16,+16%3E"],[311,"impl-ToBytes-for-Simd%3Cf32,+2%3E"],[312,"impl-ToBytes-for-Simd%3Cu16,+1%3E"],[313,"impl-ToBytes-for-Simd%3Ci8,+2%3E"],[314,"impl-ToBytes-for-Simd%3Ci32,+8%3E"],[315,"impl-ToBytes-for-Simd%3Ci16,+1%3E"],[316,"impl-ToBytes-for-Simd%3Cu64,+2%3E"],[317,"impl-ToBytes-for-Simd%3Cu32,+2%3E"],[318,"impl-ToBytes-for-Simd%3Cu64,+4%3E"],[319,"impl-ToBytes-for-Simd%3Cf64,+1%3E"],[320,"impl-ToBytes-for-Simd%3Cusize,+1%3E"],[321,"impl-ToBytes-for-Simd%3Ci32,+4%3E"],[322,"impl-ToBytes-for-Simd%3Cu32,+16%3E"],[323,"impl-ToBytes-for-Simd%3Cu64,+8%3E"],[324,"impl-ToBytes-for-Simd%3Cisize,+2%3E"],[325,"impl-ToBytes-for-Simd%3Cisize,+1%3E"],[326,"impl-ToBytes-for-Simd%3Cu8,+8%3E"],[327,"impl-ToBytes-for-Simd%3Cu32,+8%3E"],[328,"impl-ToBytes-for-Simd%3Ci16,+2%3E"],[329,"impl-ToBytes-for-Simd%3Ci8,+32%3E"],[330,"impl-ToBytes-for-Simd%3Cf32,+4%3E"],[331,"impl-ToBytes-for-Simd%3Cf32,+8%3E"],[332,"impl-ToBytes-for-Simd%3Cu8,+64%3E"],[333,"impl-ToBytes-for-Simd%3Ci64,+1%3E"],[334,"impl-ToBytes-for-Simd%3Cu32,+4%3E"],[335,"impl-ToBytes-for-Simd%3Cusize,+8%3E"],[336,"impl-ToBytes-for-Simd%3Cf64,+8%3E"],[337,"impl-ToBytes-for-Simd%3Ci8,+4%3E"],[338,"impl-ToBytes-for-Simd%3Cf32,+1%3E"],[339,"impl-ToBytes-for-Simd%3Cusize,+2%3E"],[340,"impl-ToBytes-for-Simd%3Cu16,+4%3E"],[341,"impl-ToBytes-for-Simd%3Ci64,+2%3E"],[342,"impl-ToBytes-for-Simd%3Cf32,+16%3E"],[343,"impl-ToBytes-for-Simd%3Ci64,+4%3E"],[344,"impl-ToBytes-for-Simd%3Cu8,+2%3E"],[345,"impl-ToBytes-for-Simd%3Cf64,+2%3E"],[346,"impl-ToBytes-for-Simd%3Cu16,+2%3E"],[347,"impl-ToBytes-for-Simd%3Cu32,+1%3E"],[348,"impl-ToBytes-for-Simd%3Ci8,+1%3E"],[349,"impl-ToBytes-for-Simd%3Ci16,+32%3E"],[350,"impl-ToBytes-for-Simd%3Ci32,+16%3E"],[351,"impl-ToBytes-for-Simd%3Ci16,+8%3E"],[352,"impl-ToBytes-for-Simd%3Cu8,+16%3E"],[353,"impl-ToBytes-for-Simd%3Ci8,+8%3E"],[354,"impl-ToBytes-for-Simd%3Ci8,+64%3E"],[355,"impl-ToBytes-for-Simd%3Cusize,+4%3E"],[356,"impl-ToBytes-for-Simd%3Cu8,+4%3E"],[357,"impl-ToBytes-for-Simd%3Cisize,+8%3E"],[358,"impl-ToBytes-for-Simd%3Cu16,+32%3E"],[359,"impl-ToBytes-for-Simd%3Ci32,+1%3E"],[360,"impl-ToBytes-for-Simd%3Cu16,+8%3E"],[361,"impl-ToBytes-for-Simd%3Ci64,+8%3E"],[362,"impl-ToBytes-for-Simd%3Cisize,+4%3E"],[363,"impl-ToBytes-for-Simd%3Ci8,+16%3E"],[364,"impl-ToBytes-for-Simd%3Ci32,+2%3E"],[365,"impl-ToBytes-for-Simd%3Cu16,+16%3E"],[366,"impl-ToBytes-for-Simd%3Cu8,+1%3E"],[367,"impl-ToBytes-for-Simd%3Cu8,+32%3E"],[368,"impl-ToBytes-for-Simd%3Cf64,+4%3E"],[370,"impl-ToBytes-for-Simd%3Cu8,+2%3E"],[371,"impl-ToBytes-for-Simd%3Ci16,+2%3E"],[372,"impl-ToBytes-for-Simd%3Cu64,+4%3E"],[373,"impl-ToBytes-for-Simd%3Cu16,+8%3E"],[374,"impl-ToBytes-for-Simd%3Ci8,+16%3E"],[375,"impl-ToBytes-for-Simd%3Cu8,+4%3E"],[376,"impl-ToBytes-for-Simd%3Cu8,+32%3E"],[377,"impl-ToBytes-for-Simd%3Cu8,+16%3E"],[378,"impl-ToBytes-for-Simd%3Cisize,+4%3E"],[379,"impl-ToBytes-for-Simd%3Ci32,+8%3E"],[380,"impl-ToBytes-for-Simd%3Cusize,+2%3E"],[381,"impl-ToBytes-for-Simd%3Ci32,+2%3E"],[382,"impl-ToBytes-for-Simd%3Ci32,+16%3E"],[383,"impl-ToBytes-for-Simd%3Ci32,+1%3E"],[384,"impl-ToBytes-for-Simd%3Cf32,+2%3E"],[385,"impl-ToBytes-for-Simd%3Cf64,+4%3E"],[386,"impl-ToBytes-for-Simd%3Cu8,+1%3E"],[387,"impl-ToBytes-for-Simd%3Cu16,+2%3E"],[388,"impl-ToBytes-for-Simd%3Cu32,+2%3E"],[389,"impl-ToBytes-for-Simd%3Cf32,+4%3E"],[390,"impl-ToBytes-for-Simd%3Ci32,+4%3E"],[391,"impl-ToBytes-for-Simd%3Ci8,+2%3E"],[392,"impl-ToBytes-for-Simd%3Cusize,+1%3E"],[393,"impl-ToBytes-for-Simd%3Cu16,+32%3E"],[394,"impl-ToBytes-for-Simd%3Cusize,+4%3E"],[395,"impl-ToBytes-for-Simd%3Ci8,+64%3E"],[396,"impl-ToBytes-for-Simd%3Ci16,+32%3E"],[397,"impl-ToBytes-for-Simd%3Ci8,+1%3E"],[398,"impl-ToBytes-for-Simd%3Cu16,+16%3E"],[399,"impl-ToBytes-for-Simd%3Cu32,+1%3E"],[400,"impl-ToBytes-for-Simd%3Cu64,+1%3E"],[401,"impl-ToBytes-for-Simd%3Cu64,+2%3E"],[402,"impl-ToBytes-for-Simd%3Ci16,+1%3E"],[403,"impl-ToBytes-for-Simd%3Cu16,+1%3E"],[404,"impl-ToBytes-for-Simd%3Cu16,+4%3E"],[405,"impl-ToBytes-for-Simd%3Ci16,+8%3E"],[406,"impl-ToBytes-for-Simd%3Cisize,+2%3E"],[407,"impl-ToBytes-for-Simd%3Cu64,+8%3E"],[408,"impl-ToBytes-for-Simd%3Cu32,+16%3E"],[409,"impl-ToBytes-for-Simd%3Cisize,+8%3E"],[410,"impl-ToBytes-for-Simd%3Cisize,+1%3E"],[411,"impl-ToBytes-for-Simd%3Cu32,+8%3E"],[412,"impl-ToBytes-for-Simd%3Ci64,+4%3E"],[413,"impl-ToBytes-for-Simd%3Cf32,+8%3E"],[414,"impl-ToBytes-for-Simd%3Cu8,+8%3E"],[415,"impl-ToBytes-for-Simd%3Ci8,+8%3E"],[416,"impl-ToBytes-for-Simd%3Cf32,+16%3E"],[417,"impl-ToBytes-for-Simd%3Ci16,+4%3E"],[418,"impl-ToBytes-for-Simd%3Ci16,+16%3E"],[419,"impl-ToBytes-for-Simd%3Ci64,+2%3E"],[420,"impl-ToBytes-for-Simd%3Ci64,+8%3E"],[421,"impl-ToBytes-for-Simd%3Ci8,+32%3E"],[422,"impl-ToBytes-for-Simd%3Cusize,+8%3E"],[423,"impl-ToBytes-for-Simd%3Cu8,+64%3E"],[424,"impl-ToBytes-for-Simd%3Cf64,+2%3E"],[425,"impl-ToBytes-for-Simd%3Cu32,+4%3E"],[426,"impl-ToBytes-for-Simd%3Cf32,+1%3E"],[427,"impl-ToBytes-for-Simd%3Ci64,+1%3E"],[428,"impl-ToBytes-for-Simd%3Cf64,+8%3E"],[429,"impl-ToBytes-for-Simd%3Cf64,+1%3E"],[430,"impl-ToBytes-for-Simd%3Ci8,+4%3E"],[473,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[474,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[475,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[476,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[477,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[478,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[479,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[480,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[481,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[482,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[483,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[484,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[485,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[486,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[487,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[488,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[489,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[490,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[491,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[492,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[493,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[494,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[495,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[496,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[497,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[498,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[506,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[507,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[508,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[509,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[510,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[511,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[512,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[513,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[514,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[515,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[516,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[517,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[518,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[519,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[520,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[521,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[522,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[523,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[524,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[525,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[568,"impl-Mul-for-Simd%3Ci8,+N%3E"],[569,"impl-Mul-for-Simd%3Cu32,+N%3E"],[570,"impl-Mul%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[571,"impl-Mul-for-Simd%3Cf64,+N%3E"],[572,"impl-Mul-for-Simd%3Cisize,+N%3E"],[573,"impl-Mul-for-Simd%3Ci32,+N%3E"],[574,"impl-Mul-for-Simd%3Cusize,+N%3E"],[575,"impl-Mul%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[576,"impl-Mul-for-Simd%3Ci16,+N%3E"],[577,"impl-Mul-for-Simd%3Cu16,+N%3E"],[578,"impl-Mul-for-Simd%3Cf32,+N%3E"],[579,"impl-Mul-for-Simd%3Cu64,+N%3E"],[580,"impl-Mul%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[581,"impl-Mul-for-Simd%3Ci64,+N%3E"],[582,"impl-Mul-for-Simd%3Cu8,+N%3E"],[585,"impl-Neg-for-Simd%3Ci16,+N%3E"],[586,"impl-Neg-for-Simd%3Ci32,+N%3E"],[587,"impl-Neg-for-Simd%3Cisize,+N%3E"],[588,"impl-Neg-for-Simd%3Ci8,+N%3E"],[589,"impl-Neg-for-Simd%3Cf64,+N%3E"],[590,"impl-Neg-for-Simd%3Cf32,+N%3E"],[591,"impl-Neg-for-Simd%3Ci64,+N%3E"],[593,"impl-Not-for-Simd%3Ci16,+N%3E"],[594,"impl-Not-for-Simd%3Cisize,+N%3E"],[595,"impl-Not-for-Simd%3Ci32,+N%3E"],[596,"impl-Not-for-Simd%3Ci64,+N%3E"],[597,"impl-Not-for-Simd%3Ci8,+N%3E"],[598,"impl-Not-for-Simd%3Cu64,+N%3E"],[599,"impl-Not-for-Simd%3Cu32,+N%3E"],[600,"impl-Not-for-Simd%3Cusize,+N%3E"],[601,"impl-Not-for-Simd%3Cu16,+N%3E"],[602,"impl-Not-for-Simd%3Cu8,+N%3E"],[607,"impl-Product%3C%26Simd%3Cu64,+N%3E%3E-for-Simd%3Cu64,+N%3E"],[608,"impl-Product%3C%26Simd%3Cusize,+N%3E%3E-for-Simd%3Cusize,+N%3E"],[609,"impl-Product%3C%26Simd%3Ci16,+N%3E%3E-for-Simd%3Ci16,+N%3E"],[610,"impl-Product-for-Simd%3Cf64,+N%3E"],[611,"impl-Product%3C%26Simd%3Cu16,+N%3E%3E-for-Simd%3Cu16,+N%3E"],[612,"impl-Product-for-Simd%3Cisize,+N%3E"],[613,"impl-Product-for-Simd%3Ci8,+N%3E"],[614,"impl-Product-for-Simd%3Cusize,+N%3E"],[615,"impl-Product-for-Simd%3Cu64,+N%3E"],[616,"impl-Product-for-Simd%3Ci64,+N%3E"],[617,"impl-Product%3C%26Simd%3Cf32,+N%3E%3E-for-Simd%3Cf32,+N%3E"],[618,"impl-Product-for-Simd%3Cu16,+N%3E"],[619,"impl-Product%3C%26Simd%3Ci8,+N%3E%3E-for-Simd%3Ci8,+N%3E"],[620,"impl-Product-for-Simd%3Cu8,+N%3E"],[621,"impl-Product%3C%26Simd%3Cu8,+N%3E%3E-for-Simd%3Cu8,+N%3E"],[622,"impl-Product%3C%26Simd%3Ci64,+N%3E%3E-for-Simd%3Ci64,+N%3E"],[623,"impl-Product-for-Simd%3Ci16,+N%3E"],[624,"impl-Product%3C%26Simd%3Ci32,+N%3E%3E-for-Simd%3Ci32,+N%3E"],[625,"impl-Product%3C%26Simd%3Cf64,+N%3E%3E-for-Simd%3Cf64,+N%3E"],[626,"impl-Product-for-Simd%3Cu32,+N%3E"],[627,"impl-Product-for-Simd%3Ci32,+N%3E"],[628,"impl-Product-for-Simd%3Cf32,+N%3E"],[629,"impl-Product%3C%26Simd%3Cisize,+N%3E%3E-for-Simd%3Cisize,+N%3E"],[630,"impl-Product%3C%26Simd%3Cu32,+N%3E%3E-for-Simd%3Cu32,+N%3E"],[632,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[633,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[634,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[635,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[636,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[637,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[638,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[639,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[640,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[641,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[642,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[643,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[644,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[645,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[646,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[647,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[648,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[649,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[650,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[651,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[652,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[653,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[654,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[655,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[656,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[657,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[658,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[659,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[660,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[661,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[662,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[663,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[664,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[665,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[666,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[667,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[668,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[669,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[670,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[671,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[672,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[673,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[674,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[675,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[676,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[677,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[678,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[679,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[680,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[681,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[682,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[683,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[684,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[685,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[686,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[687,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[688,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[689,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[690,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[691,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[692,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[693,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[694,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[695,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[696,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[697,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[698,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[699,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[700,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[701,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[702,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[703,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[704,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[705,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[706,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[707,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[708,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[709,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[710,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[711,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[712,"impl-Rem-for-Simd%3Cu64,+N%3E"],[713,"impl-Rem%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[714,"impl-Rem-for-Simd%3Cusize,+N%3E"],[715,"impl-Rem-for-Simd%3Cu16,+N%3E"],[716,"impl-Rem-for-Simd%3Ci32,+N%3E"],[717,"impl-Rem-for-Simd%3Ci8,+N%3E"],[718,"impl-Rem-for-Simd%3Ci64,+N%3E"],[719,"impl-Rem-for-Simd%3Cu32,+N%3E"],[720,"impl-Rem-for-Simd%3Cisize,+N%3E"],[721,"impl-Rem%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[722,"impl-Rem-for-Simd%3Cf32,+N%3E"],[723,"impl-Rem-for-Simd%3Cu8,+N%3E"],[724,"impl-Rem%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[725,"impl-Rem-for-Simd%3Cf64,+N%3E"],[726,"impl-Rem-for-Simd%3Ci16,+N%3E"],[730,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[731,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[732,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[733,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[734,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[735,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[736,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[737,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[738,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[739,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[742,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[743,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[744,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[745,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[746,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[747,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[748,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[749,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[750,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[751,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[752,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[753,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[754,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[755,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[756,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[757,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[758,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[759,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[760,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[761,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[762,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[763,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[764,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[765,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[766,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[767,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[768,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[769,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[770,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[771,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[781,"impl-Shl%3C%26u64%3E-for-%26Simd%3Cu64,+N%3E"],[782,"impl-Shl-for-Simd%3Cisize,+N%3E"],[783,"impl-Shl%3C%26u32%3E-for-Simd%3Cu32,+N%3E"],[784,"impl-Shl%3C%26isize%3E-for-Simd%3Cisize,+N%3E"],[785,"impl-Shl%3C%26i64%3E-for-%26Simd%3Ci64,+N%3E"],[786,"impl-Shl%3Cu32%3E-for-%26Simd%3Cu32,+N%3E"],[787,"impl-Shl%3Cu16%3E-for-%26Simd%3Cu16,+N%3E"],[788,"impl-Shl-for-Simd%3Cu32,+N%3E"],[789,"impl-Shl-for-Simd%3Cu64,+N%3E"],[790,"impl-Shl-for-Simd%3Ci64,+N%3E"],[791,"impl-Shl%3Cisize%3E-for-Simd%3Cisize,+N%3E"],[792,"impl-Shl-for-Simd%3Ci32,+N%3E"],[793,"impl-Shl%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[794,"impl-Shl%3Ci8%3E-for-%26Simd%3Ci8,+N%3E"],[795,"impl-Shl%3C%26i32%3E-for-Simd%3Ci32,+N%3E"],[796,"impl-Shl%3C%26i8%3E-for-Simd%3Ci8,+N%3E"],[797,"impl-Shl%3Ci64%3E-for-Simd%3Ci64,+N%3E"],[798,"impl-Shl-for-Simd%3Cu8,+N%3E"],[799,"impl-Shl%3Cu64%3E-for-%26Simd%3Cu64,+N%3E"],[800,"impl-Shl%3C%26u64%3E-for-Simd%3Cu64,+N%3E"],[801,"impl-Shl%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[802,"impl-Shl-for-Simd%3Cu16,+N%3E"],[803,"impl-Shl%3C%26usize%3E-for-%26Simd%3Cusize,+N%3E"],[804,"impl-Shl%3Ci16%3E-for-%26Simd%3Ci16,+N%3E"],[805,"impl-Shl%3C%26i8%3E-for-%26Simd%3Ci8,+N%3E"],[806,"impl-Shl%3Cu64%3E-for-Simd%3Cu64,+N%3E"],[807,"impl-Shl%3C%26u8%3E-for-%26Simd%3Cu8,+N%3E"],[808,"impl-Shl-for-Simd%3Ci8,+N%3E"],[809,"impl-Shl%3C%26i32%3E-for-%26Simd%3Ci32,+N%3E"],[810,"impl-Shl%3Ci8%3E-for-Simd%3Ci8,+N%3E"],[811,"impl-Shl%3Ci16%3E-for-Simd%3Ci16,+N%3E"],[812,"impl-Shl%3Cu8%3E-for-Simd%3Cu8,+N%3E"],[813,"impl-Shl%3Cusize%3E-for-%26Simd%3Cusize,+N%3E"],[814,"impl-Shl%3C%26i64%3E-for-Simd%3Ci64,+N%3E"],[815,"impl-Shl-for-Simd%3Cusize,+N%3E"],[816,"impl-Shl%3Ci32%3E-for-Simd%3Ci32,+N%3E"],[817,"impl-Shl%3C%26usize%3E-for-Simd%3Cusize,+N%3E"],[818,"impl-Shl%3C%26isize%3E-for-%26Simd%3Cisize,+N%3E"],[819,"impl-Shl%3C%26i16%3E-for-Simd%3Ci16,+N%3E"],[820,"impl-Shl%3Cu8%3E-for-%26Simd%3Cu8,+N%3E"],[821,"impl-Shl%3Cisize%3E-for-%26Simd%3Cisize,+N%3E"],[822,"impl-Shl%3Ci64%3E-for-%26Simd%3Ci64,+N%3E"],[823,"impl-Shl%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[824,"impl-Shl%3Ci32%3E-for-%26Simd%3Ci32,+N%3E"],[825,"impl-Shl%3Cusize%3E-for-Simd%3Cusize,+N%3E"],[826,"impl-Shl%3C%26u32%3E-for-%26Simd%3Cu32,+N%3E"],[827,"impl-Shl%3C%26i16%3E-for-%26Simd%3Ci16,+N%3E"],[828,"impl-Shl%3C%26u8%3E-for-Simd%3Cu8,+N%3E"],[829,"impl-Shl%3Cu32%3E-for-Simd%3Cu32,+N%3E"],[830,"impl-Shl%3C%26u16%3E-for-%26Simd%3Cu16,+N%3E"],[831,"impl-Shl%3C%26u16%3E-for-Simd%3Cu16,+N%3E"],[832,"impl-Shl%3Cu16%3E-for-Simd%3Cu16,+N%3E"],[833,"impl-Shl-for-Simd%3Ci16,+N%3E"],[835,"impl-Shr%3C%26i64%3E-for-%26Simd%3Ci64,+N%3E"],[836,"impl-Shr-for-Simd%3Ci32,+N%3E"],[837,"impl-Shr%3C%26i16%3E-for-%26Simd%3Ci16,+N%3E"],[838,"impl-Shr-for-Simd%3Cisize,+N%3E"],[839,"impl-Shr%3Ci16%3E-for-%26Simd%3Ci16,+N%3E"],[840,"impl-Shr-for-Simd%3Ci64,+N%3E"],[841,"impl-Shr%3Ci64%3E-for-Simd%3Ci64,+N%3E"],[842,"impl-Shr%3Ci64%3E-for-%26Simd%3Ci64,+N%3E"],[843,"impl-Shr%3Ci16%3E-for-Simd%3Ci16,+N%3E"],[844,"impl-Shr%3C%26u16%3E-for-Simd%3Cu16,+N%3E"],[845,"impl-Shr%3Ci32%3E-for-Simd%3Ci32,+N%3E"],[846,"impl-Shr%3Cu8%3E-for-Simd%3Cu8,+N%3E"],[847,"impl-Shr%3C%26u16%3E-for-%26Simd%3Cu16,+N%3E"],[848,"impl-Shr-for-Simd%3Cusize,+N%3E"],[849,"impl-Shr%3C%26isize%3E-for-%26Simd%3Cisize,+N%3E"],[850,"impl-Shr%3C%26i32%3E-for-%26Simd%3Ci32,+N%3E"],[851,"impl-Shr%3Cusize%3E-for-Simd%3Cusize,+N%3E"],[852,"impl-Shr%3C%26isize%3E-for-Simd%3Cisize,+N%3E"],[853,"impl-Shr%3Cu16%3E-for-%26Simd%3Cu16,+N%3E"],[854,"impl-Shr%3C%26usize%3E-for-%26Simd%3Cusize,+N%3E"],[855,"impl-Shr%3Cu64%3E-for-Simd%3Cu64,+N%3E"],[856,"impl-Shr%3C%26u8%3E-for-Simd%3Cu8,+N%3E"],[857,"impl-Shr%3Cusize%3E-for-%26Simd%3Cusize,+N%3E"],[858,"impl-Shr%3Cu32%3E-for-%26Simd%3Cu32,+N%3E"],[859,"impl-Shr%3C%26u64%3E-for-%26Simd%3Cu64,+N%3E"],[860,"impl-Shr%3C%26u32%3E-for-%26Simd%3Cu32,+N%3E"],[861,"impl-Shr%3C%26u8%3E-for-%26Simd%3Cu8,+N%3E"],[862,"impl-Shr%3C%26u32%3E-for-Simd%3Cu32,+N%3E"],[863,"impl-Shr%3C%26i64%3E-for-Simd%3Ci64,+N%3E"],[864,"impl-Shr%3Ci8%3E-for-Simd%3Ci8,+N%3E"],[865,"impl-Shr%3C%26i16%3E-for-Simd%3Ci16,+N%3E"],[866,"impl-Shr%3Cu32%3E-for-Simd%3Cu32,+N%3E"],[867,"impl-Shr%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[868,"impl-Shr-for-Simd%3Cu16,+N%3E"],[869,"impl-Shr-for-Simd%3Ci16,+N%3E"],[870,"impl-Shr-for-Simd%3Ci8,+N%3E"],[871,"impl-Shr-for-Simd%3Cu8,+N%3E"],[872,"impl-Shr-for-Simd%3Cu64,+N%3E"],[873,"impl-Shr%3C%26usize%3E-for-Simd%3Cusize,+N%3E"],[874,"impl-Shr%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[875,"impl-Shr%3Cisize%3E-for-%26Simd%3Cisize,+N%3E"],[876,"impl-Shr%3C%26i32%3E-for-Simd%3Ci32,+N%3E"],[877,"impl-Shr%3Cisize%3E-for-Simd%3Cisize,+N%3E"],[878,"impl-Shr%3C%26i8%3E-for-Simd%3Ci8,+N%3E"],[879,"impl-Shr%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[880,"impl-Shr%3C%26u64%3E-for-Simd%3Cu64,+N%3E"],[881,"impl-Shr%3Cu8%3E-for-%26Simd%3Cu8,+N%3E"],[882,"impl-Shr%3Cu64%3E-for-%26Simd%3Cu64,+N%3E"],[883,"impl-Shr-for-Simd%3Cu32,+N%3E"],[884,"impl-Shr%3C%26i8%3E-for-%26Simd%3Ci8,+N%3E"],[885,"impl-Shr%3Ci8%3E-for-%26Simd%3Ci8,+N%3E"],[886,"impl-Shr%3Ci32%3E-for-%26Simd%3Ci32,+N%3E"],[887,"impl-Shr%3Cu16%3E-for-Simd%3Cu16,+N%3E"],[889,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[890,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[891,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[892,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[893,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[894,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[895,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[896,"impl-SimdOrd-for-Mask%3Ci32,+N%3E"],[897,"impl-SimdOrd-for-Mask%3Ci16,+N%3E"],[898,"impl-SimdOrd-for-Mask%3Cisize,+N%3E"],[899,"impl-SimdOrd-for-Mask%3Ci64,+N%3E"],[900,"impl-SimdOrd-for-Mask%3Ci8,+N%3E"],[901,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[902,"impl-SimdOrd-for-Simd%3Cu16,+N%3E"],[903,"impl-SimdOrd-for-Simd%3C*mut+T,+N%3E"],[904,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[905,"impl-SimdOrd-for-Simd%3Cu64,+N%3E"],[906,"impl-SimdOrd-for-Simd%3Cisize,+N%3E"],[907,"impl-SimdOrd-for-Simd%3Ci32,+N%3E"],[908,"impl-SimdOrd-for-Simd%3Cusize,+N%3E"],[909,"impl-SimdOrd-for-Simd%3Ci64,+N%3E"],[910,"impl-SimdOrd-for-Simd%3Cu8,+N%3E"],[911,"impl-SimdOrd-for-Simd%3Cu32,+N%3E"],[912,"impl-SimdOrd-for-Simd%3Ci8,+N%3E"],[913,"impl-SimdOrd-for-Simd%3C*const+T,+N%3E"],[914,"impl-SimdOrd-for-Simd%3Ci16,+N%3E"],[915,"impl-SimdPartialEq-for-Mask%3Ci16,+N%3E"],[916,"impl-SimdPartialEq-for-Mask%3Ci8,+N%3E"],[917,"impl-SimdPartialEq-for-Mask%3Ci64,+N%3E"],[918,"impl-SimdPartialEq-for-Mask%3Ci32,+N%3E"],[919,"impl-SimdPartialEq-for-Mask%3Cisize,+N%3E"],[920,"impl-SimdPartialEq-for-Simd%3Ci32,+N%3E"],[921,"impl-SimdPartialEq-for-Simd%3Cisize,+N%3E"],[922,"impl-SimdPartialEq-for-Simd%3Ci16,+N%3E"],[923,"impl-SimdPartialEq-for-Simd%3Cu8,+N%3E"],[924,"impl-SimdPartialEq-for-Simd%3Ci8,+N%3E"],[925,"impl-SimdPartialEq-for-Simd%3C*mut+T,+N%3E"],[926,"impl-SimdPartialEq-for-Simd%3Cusize,+N%3E"],[927,"impl-SimdPartialEq-for-Simd%3Ci64,+N%3E"],[928,"impl-SimdPartialEq-for-Simd%3Cf64,+N%3E"],[929,"impl-SimdPartialEq-for-Simd%3Cu64,+N%3E"],[930,"impl-SimdPartialEq-for-Simd%3Cu32,+N%3E"],[931,"impl-SimdPartialEq-for-Simd%3Cu16,+N%3E"],[932,"impl-SimdPartialEq-for-Simd%3Cf32,+N%3E"],[933,"impl-SimdPartialEq-for-Simd%3C*const+T,+N%3E"],[934,"impl-SimdPartialOrd-for-Mask%3Ci32,+N%3E"],[935,"impl-SimdPartialOrd-for-Mask%3Ci16,+N%3E"],[936,"impl-SimdPartialOrd-for-Mask%3Ci8,+N%3E"],[937,"impl-SimdPartialOrd-for-Mask%3Ci64,+N%3E"],[938,"impl-SimdPartialOrd-for-Mask%3Cisize,+N%3E"],[939,"impl-SimdPartialOrd-for-Simd%3Cf32,+N%3E"],[940,"impl-SimdPartialOrd-for-Simd%3Cu32,+N%3E"],[941,"impl-SimdPartialOrd-for-Simd%3Ci16,+N%3E"],[942,"impl-SimdPartialOrd-for-Simd%3Cu16,+N%3E"],[943,"impl-SimdPartialOrd-for-Simd%3Cf64,+N%3E"],[944,"impl-SimdPartialOrd-for-Simd%3Ci32,+N%3E"],[945,"impl-SimdPartialOrd-for-Simd%3C*mut+T,+N%3E"],[946,"impl-SimdPartialOrd-for-Simd%3Ci64,+N%3E"],[947,"impl-SimdPartialOrd-for-Simd%3C*const+T,+N%3E"],[948,"impl-SimdPartialOrd-for-Simd%3Cusize,+N%3E"],[949,"impl-SimdPartialOrd-for-Simd%3Cu8,+N%3E"],[950,"impl-SimdPartialOrd-for-Simd%3Cu64,+N%3E"],[951,"impl-SimdPartialOrd-for-Simd%3Cisize,+N%3E"],[952,"impl-SimdPartialOrd-for-Simd%3Ci8,+N%3E"],[953,"impl-SimdPartialOrd-for-Mask%3Ci8,+N%3E"],[954,"impl-SimdPartialOrd-for-Mask%3Cisize,+N%3E"],[955,"impl-SimdPartialOrd-for-Mask%3Ci16,+N%3E"],[956,"impl-SimdPartialOrd-for-Mask%3Ci64,+N%3E"],[957,"impl-SimdPartialOrd-for-Mask%3Ci32,+N%3E"],[958,"impl-SimdPartialOrd-for-Simd%3Cu64,+N%3E"],[959,"impl-SimdPartialOrd-for-Simd%3Cisize,+N%3E"],[960,"impl-SimdPartialOrd-for-Simd%3Cu16,+N%3E"],[961,"impl-SimdPartialOrd-for-Simd%3Ci16,+N%3E"],[962,"impl-SimdPartialOrd-for-Simd%3Ci32,+N%3E"],[963,"impl-SimdPartialOrd-for-Simd%3Cu32,+N%3E"],[964,"impl-SimdPartialOrd-for-Simd%3Cf32,+N%3E"],[965,"impl-SimdPartialOrd-for-Simd%3C*mut+T,+N%3E"],[966,"impl-SimdPartialOrd-for-Simd%3Cf64,+N%3E"],[967,"impl-SimdPartialOrd-for-Simd%3Ci8,+N%3E"],[968,"impl-SimdPartialOrd-for-Simd%3Ci64,+N%3E"],[969,"impl-SimdPartialOrd-for-Simd%3C*const+T,+N%3E"],[970,"impl-SimdPartialOrd-for-Simd%3Cu8,+N%3E"],[971,"impl-SimdPartialOrd-for-Simd%3Cusize,+N%3E"],[972,"impl-SimdPartialOrd-for-Mask%3Cisize,+N%3E"],[973,"impl-SimdPartialOrd-for-Mask%3Ci64,+N%3E"],[974,"impl-SimdPartialOrd-for-Mask%3Ci16,+N%3E"],[975,"impl-SimdPartialOrd-for-Mask%3Ci8,+N%3E"],[976,"impl-SimdPartialOrd-for-Mask%3Ci32,+N%3E"],[977,"impl-SimdPartialOrd-for-Simd%3Cu64,+N%3E"],[978,"impl-SimdPartialOrd-for-Simd%3Cusize,+N%3E"],[979,"impl-SimdPartialOrd-for-Simd%3C*const+T,+N%3E"],[980,"impl-SimdPartialOrd-for-Simd%3Cisize,+N%3E"],[981,"impl-SimdPartialOrd-for-Simd%3Ci64,+N%3E"],[982,"impl-SimdPartialOrd-for-Simd%3C*mut+T,+N%3E"],[983,"impl-SimdPartialOrd-for-Simd%3Ci16,+N%3E"],[984,"impl-SimdPartialOrd-for-Simd%3Cu8,+N%3E"],[985,"impl-SimdPartialOrd-for-Simd%3Ci8,+N%3E"],[986,"impl-SimdPartialOrd-for-Simd%3Cf32,+N%3E"],[987,"impl-SimdPartialOrd-for-Simd%3Ci32,+N%3E"],[988,"impl-SimdPartialOrd-for-Simd%3Cf64,+N%3E"],[989,"impl-SimdPartialOrd-for-Simd%3Cu32,+N%3E"],[990,"impl-SimdPartialOrd-for-Simd%3Cu16,+N%3E"],[991,"impl-SimdPartialOrd-for-Mask%3Ci64,+N%3E"],[992,"impl-SimdPartialOrd-for-Mask%3Ci32,+N%3E"],[993,"impl-SimdPartialOrd-for-Mask%3Ci16,+N%3E"],[994,"impl-SimdPartialOrd-for-Mask%3Cisize,+N%3E"],[995,"impl-SimdPartialOrd-for-Mask%3Ci8,+N%3E"],[996,"impl-SimdPartialOrd-for-Simd%3Ci64,+N%3E"],[997,"impl-SimdPartialOrd-for-Simd%3Cu64,+N%3E"],[998,"impl-SimdPartialOrd-for-Simd%3C*mut+T,+N%3E"],[999,"impl-SimdPartialOrd-for-Simd%3Cisize,+N%3E"],[1000,"impl-SimdPartialOrd-for-Simd%3Ci16,+N%3E"],[1001,"impl-SimdPartialOrd-for-Simd%3Ci32,+N%3E"],[1002,"impl-SimdPartialOrd-for-Simd%3Cu32,+N%3E"],[1003,"impl-SimdPartialOrd-for-Simd%3Cu8,+N%3E"],[1004,"impl-SimdPartialOrd-for-Simd%3Ci8,+N%3E"],[1005,"impl-SimdPartialOrd-for-Simd%3Cf64,+N%3E"],[1006,"impl-SimdPartialOrd-for-Simd%3Cusize,+N%3E"],[1007,"impl-SimdPartialOrd-for-Simd%3Cu16,+N%3E"],[1008,"impl-SimdPartialOrd-for-Simd%3Cf32,+N%3E"],[1009,"impl-SimdPartialOrd-for-Simd%3C*const+T,+N%3E"],[1010,"impl-SimdOrd-for-Mask%3Ci64,+N%3E"],[1011,"impl-SimdOrd-for-Mask%3Ci16,+N%3E"],[1012,"impl-SimdOrd-for-Mask%3Ci32,+N%3E"],[1013,"impl-SimdOrd-for-Mask%3Cisize,+N%3E"],[1014,"impl-SimdOrd-for-Mask%3Ci8,+N%3E"],[1015,"impl-SimdOrd-for-Simd%3Ci32,+N%3E"],[1016,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[1017,"impl-SimdOrd-for-Simd%3Cu8,+N%3E"],[1018,"impl-SimdOrd-for-Simd%3Ci64,+N%3E"],[1019,"impl-SimdOrd-for-Simd%3C*mut+T,+N%3E"],[1020,"impl-SimdOrd-for-Simd%3Cisize,+N%3E"],[1021,"impl-SimdOrd-for-Simd%3Ci8,+N%3E"],[1022,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[1023,"impl-SimdOrd-for-Simd%3Cu16,+N%3E"],[1024,"impl-SimdOrd-for-Simd%3Cu64,+N%3E"],[1025,"impl-SimdOrd-for-Simd%3Cu32,+N%3E"],[1026,"impl-SimdOrd-for-Simd%3C*const+T,+N%3E"],[1027,"impl-SimdOrd-for-Simd%3Cusize,+N%3E"],[1028,"impl-SimdOrd-for-Simd%3Ci16,+N%3E"],[1029,"impl-SimdOrd-for-Mask%3Ci16,+N%3E"],[1030,"impl-SimdOrd-for-Mask%3Ci8,+N%3E"],[1031,"impl-SimdOrd-for-Mask%3Ci32,+N%3E"],[1032,"impl-SimdOrd-for-Mask%3Ci64,+N%3E"],[1033,"impl-SimdOrd-for-Mask%3Cisize,+N%3E"],[1034,"impl-SimdOrd-for-Simd%3C*mut+T,+N%3E"],[1035,"impl-SimdOrd-for-Simd%3Cusize,+N%3E"],[1036,"impl-SimdOrd-for-Simd%3Cu64,+N%3E"],[1037,"impl-SimdOrd-for-Simd%3Ci16,+N%3E"],[1038,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[1039,"impl-SimdOrd-for-Simd%3Ci8,+N%3E"],[1040,"impl-SimdOrd-for-Simd%3Cisize,+N%3E"],[1041,"impl-SimdOrd-for-Simd%3Ci32,+N%3E"],[1042,"impl-SimdOrd-for-Simd%3Ci64,+N%3E"],[1043,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[1044,"impl-SimdOrd-for-Simd%3Cu32,+N%3E"],[1045,"impl-SimdOrd-for-Simd%3C*const+T,+N%3E"],[1046,"impl-SimdOrd-for-Simd%3Cu8,+N%3E"],[1047,"impl-SimdOrd-for-Simd%3Cu16,+N%3E"],[1048,"impl-SimdPartialEq-for-Mask%3Ci64,+N%3E"],[1049,"impl-SimdPartialEq-for-Mask%3Ci32,+N%3E"],[1050,"impl-SimdPartialEq-for-Mask%3Ci16,+N%3E"],[1051,"impl-SimdPartialEq-for-Mask%3Ci8,+N%3E"],[1052,"impl-SimdPartialEq-for-Mask%3Cisize,+N%3E"],[1053,"impl-SimdPartialEq-for-Simd%3Cisize,+N%3E"],[1054,"impl-SimdPartialEq-for-Simd%3C*mut+T,+N%3E"],[1055,"impl-SimdPartialEq-for-Simd%3Cu16,+N%3E"],[1056,"impl-SimdPartialEq-for-Simd%3Cu32,+N%3E"],[1057,"impl-SimdPartialEq-for-Simd%3Ci16,+N%3E"],[1058,"impl-SimdPartialEq-for-Simd%3C*const+T,+N%3E"],[1059,"impl-SimdPartialEq-for-Simd%3Cu64,+N%3E"],[1060,"impl-SimdPartialEq-for-Simd%3Cu8,+N%3E"],[1061,"impl-SimdPartialEq-for-Simd%3Cf32,+N%3E"],[1062,"impl-SimdPartialEq-for-Simd%3Cusize,+N%3E"],[1063,"impl-SimdPartialEq-for-Simd%3Ci8,+N%3E"],[1064,"impl-SimdPartialEq-for-Simd%3Cf64,+N%3E"],[1065,"impl-SimdPartialEq-for-Simd%3Ci64,+N%3E"],[1066,"impl-SimdPartialEq-for-Simd%3Ci32,+N%3E"],[1073,"impl-Sub-for-Simd%3Ci64,+N%3E"],[1074,"impl-Sub-for-Simd%3Cf64,+N%3E"],[1075,"impl-Sub-for-Simd%3Cusize,+N%3E"],[1076,"impl-Sub-for-Simd%3Ci8,+N%3E"],[1077,"impl-Sub-for-Simd%3Ci32,+N%3E"],[1078,"impl-Sub-for-Simd%3Cu64,+N%3E"],[1079,"impl-Sub-for-Simd%3Cf32,+N%3E"],[1080,"impl-Sub%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[1081,"impl-Sub-for-Simd%3Ci16,+N%3E"],[1082,"impl-Sub-for-Simd%3Cu8,+N%3E"],[1083,"impl-Sub-for-Simd%3Cu32,+N%3E"],[1084,"impl-Sub%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[1085,"impl-Sub-for-Simd%3Cisize,+N%3E"],[1086,"impl-Sub%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[1087,"impl-Sub-for-Simd%3Cu16,+N%3E"],[1089,"impl-Sum%3C%26Simd%3Cisize,+N%3E%3E-for-Simd%3Cisize,+N%3E"],[1090,"impl-Sum%3C%26Simd%3Ci64,+N%3E%3E-for-Simd%3Ci64,+N%3E"],[1091,"impl-Sum%3C%26Simd%3Cu8,+N%3E%3E-for-Simd%3Cu8,+N%3E"],[1092,"impl-Sum-for-Simd%3Cisize,+N%3E"],[1093,"impl-Sum-for-Simd%3Cu16,+N%3E"],[1094,"impl-Sum-for-Simd%3Ci16,+N%3E"],[1095,"impl-Sum-for-Simd%3Cu8,+N%3E"],[1096,"impl-Sum-for-Simd%3Ci8,+N%3E"],[1097,"impl-Sum%3C%26Simd%3Cu16,+N%3E%3E-for-Simd%3Cu16,+N%3E"],[1098,"impl-Sum-for-Simd%3Cf32,+N%3E"],[1099,"impl-Sum%3C%26Simd%3Cusize,+N%3E%3E-for-Simd%3Cusize,+N%3E"],[1100,"impl-Sum-for-Simd%3Ci32,+N%3E"],[1101,"impl-Sum-for-Simd%3Cusize,+N%3E"],[1102,"impl-Sum-for-Simd%3Cf64,+N%3E"],[1103,"impl-Sum%3C%26Simd%3Ci16,+N%3E%3E-for-Simd%3Ci16,+N%3E"],[1104,"impl-Sum-for-Simd%3Cu64,+N%3E"],[1105,"impl-Sum-for-Simd%3Ci64,+N%3E"],[1106,"impl-Sum%3C%26Simd%3Ci32,+N%3E%3E-for-Simd%3Ci32,+N%3E"],[1107,"impl-Sum%3C%26Simd%3Cf32,+N%3E%3E-for-Simd%3Cf32,+N%3E"],[1108,"impl-Sum%3C%26Simd%3Cu32,+N%3E%3E-for-Simd%3Cu32,+N%3E"],[1109,"impl-Sum%3C%26Simd%3Ci8,+N%3E%3E-for-Simd%3Ci8,+N%3E"],[1110,"impl-Sum-for-Simd%3Cu32,+N%3E"],[1111,"impl-Sum%3C%26Simd%3Cf64,+N%3E%3E-for-Simd%3Cf64,+N%3E"],[1112,"impl-Sum%3C%26Simd%3Cu64,+N%3E%3E-for-Simd%3Cu64,+N%3E"],[1113,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[1114,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[1115,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[1116,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[1117,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[1118,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[1119,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[1120,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[1121,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[1122,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[1133,"impl-ToBytes-for-Simd%3Ci8,+16%3E"],[1134,"impl-ToBytes-for-Simd%3Cu8,+8%3E"],[1135,"impl-ToBytes-for-Simd%3Cu64,+8%3E"],[1136,"impl-ToBytes-for-Simd%3Ci8,+8%3E"],[1137,"impl-ToBytes-for-Simd%3Cu16,+8%3E"],[1138,"impl-ToBytes-for-Simd%3Cu8,+64%3E"],[1139,"impl-ToBytes-for-Simd%3Cu32,+8%3E"],[1140,"impl-ToBytes-for-Simd%3Ci64,+1%3E"],[1141,"impl-ToBytes-for-Simd%3Cusize,+1%3E"],[1142,"impl-ToBytes-for-Simd%3Cf64,+8%3E"],[1143,"impl-ToBytes-for-Simd%3Cu16,+4%3E"],[1144,"impl-ToBytes-for-Simd%3Cusize,+2%3E"],[1145,"impl-ToBytes-for-Simd%3Ci32,+16%3E"],[1146,"impl-ToBytes-for-Simd%3Cisize,+4%3E"],[1147,"impl-ToBytes-for-Simd%3Ci8,+32%3E"],[1148,"impl-ToBytes-for-Simd%3Ci32,+1%3E"],[1149,"impl-ToBytes-for-Simd%3Cusize,+8%3E"],[1150,"impl-ToBytes-for-Simd%3Cf32,+8%3E"],[1151,"impl-ToBytes-for-Simd%3Ci16,+1%3E"],[1152,"impl-ToBytes-for-Simd%3Cu8,+32%3E"],[1153,"impl-ToBytes-for-Simd%3Ci16,+4%3E"],[1154,"impl-ToBytes-for-Simd%3Ci16,+2%3E"],[1155,"impl-ToBytes-for-Simd%3Cu8,+4%3E"],[1156,"impl-ToBytes-for-Simd%3Cu16,+2%3E"],[1157,"impl-ToBytes-for-Simd%3Ci8,+1%3E"],[1158,"impl-ToBytes-for-Simd%3Ci16,+8%3E"],[1159,"impl-ToBytes-for-Simd%3Cu8,+1%3E"],[1160,"impl-ToBytes-for-Simd%3Cu8,+16%3E"],[1161,"impl-ToBytes-for-Simd%3Cu32,+1%3E"],[1162,"impl-ToBytes-for-Simd%3Cf32,+16%3E"],[1163,"impl-ToBytes-for-Simd%3Cu32,+16%3E"],[1164,"impl-ToBytes-for-Simd%3Cisize,+8%3E"],[1165,"impl-ToBytes-for-Simd%3Cf64,+4%3E"],[1166,"impl-ToBytes-for-Simd%3Ci64,+4%3E"],[1167,"impl-ToBytes-for-Simd%3Cisize,+1%3E"],[1168,"impl-ToBytes-for-Simd%3Cusize,+4%3E"],[1169,"impl-ToBytes-for-Simd%3Ci32,+2%3E"],[1170,"impl-ToBytes-for-Simd%3Cu32,+2%3E"],[1171,"impl-ToBytes-for-Simd%3Ci64,+8%3E"],[1172,"impl-ToBytes-for-Simd%3Cf64,+1%3E"],[1173,"impl-ToBytes-for-Simd%3Cu16,+16%3E"],[1174,"impl-ToBytes-for-Simd%3Ci8,+2%3E"],[1175,"impl-ToBytes-for-Simd%3Cu16,+32%3E"],[1176,"impl-ToBytes-for-Simd%3Ci32,+4%3E"],[1177,"impl-ToBytes-for-Simd%3Cu32,+4%3E"],[1178,"impl-ToBytes-for-Simd%3Ci16,+16%3E"],[1179,"impl-ToBytes-for-Simd%3Ci8,+4%3E"],[1180,"impl-ToBytes-for-Simd%3Ci16,+32%3E"],[1181,"impl-ToBytes-for-Simd%3Cu8,+2%3E"],[1182,"impl-ToBytes-for-Simd%3Ci32,+8%3E"],[1183,"impl-ToBytes-for-Simd%3Cu64,+2%3E"],[1184,"impl-ToBytes-for-Simd%3Cu64,+1%3E"],[1185,"impl-ToBytes-for-Simd%3Cf32,+2%3E"],[1186,"impl-ToBytes-for-Simd%3Cu64,+4%3E"],[1187,"impl-ToBytes-for-Simd%3Cf32,+4%3E"],[1188,"impl-ToBytes-for-Simd%3Cisize,+2%3E"],[1189,"impl-ToBytes-for-Simd%3Ci8,+64%3E"],[1190,"impl-ToBytes-for-Simd%3Ci64,+2%3E"],[1191,"impl-ToBytes-for-Simd%3Cu16,+1%3E"],[1192,"impl-ToBytes-for-Simd%3Cf32,+1%3E"],[1193,"impl-ToBytes-for-Simd%3Cf64,+2%3E"],[1196,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[1197,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[1198,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[1199,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[1201,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[1202,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[1204,"impl-ToBytes-for-Simd%3Cu8,+32%3E"],[1205,"impl-ToBytes-for-Simd%3Ci16,+4%3E"],[1206,"impl-ToBytes-for-Simd%3Cu64,+4%3E"],[1207,"impl-ToBytes-for-Simd%3Cu16,+16%3E"],[1208,"impl-ToBytes-for-Simd%3Cu32,+16%3E"],[1209,"impl-ToBytes-for-Simd%3Cu32,+8%3E"],[1210,"impl-ToBytes-for-Simd%3Cf32,+2%3E"],[1211,"impl-ToBytes-for-Simd%3Cu8,+16%3E"],[1212,"impl-ToBytes-for-Simd%3Ci16,+1%3E"],[1213,"impl-ToBytes-for-Simd%3Cusize,+1%3E"],[1214,"impl-ToBytes-for-Simd%3Cu8,+8%3E"],[1215,"impl-ToBytes-for-Simd%3Cf32,+8%3E"],[1216,"impl-ToBytes-for-Simd%3Cf32,+4%3E"],[1217,"impl-ToBytes-for-Simd%3Ci8,+32%3E"],[1218,"impl-ToBytes-for-Simd%3Cu32,+4%3E"],[1219,"impl-ToBytes-for-Simd%3Ci8,+2%3E"],[1220,"impl-ToBytes-for-Simd%3Cf64,+1%3E"],[1221,"impl-ToBytes-for-Simd%3Ci8,+4%3E"],[1222,"impl-ToBytes-for-Simd%3Cf64,+8%3E"],[1223,"impl-ToBytes-for-Simd%3Cu64,+8%3E"],[1224,"impl-ToBytes-for-Simd%3Cisize,+4%3E"],[1225,"impl-ToBytes-for-Simd%3Ci16,+16%3E"],[1226,"impl-ToBytes-for-Simd%3Ci64,+1%3E"],[1227,"impl-ToBytes-for-Simd%3Cu16,+4%3E"],[1228,"impl-ToBytes-for-Simd%3Cf32,+1%3E"],[1229,"impl-ToBytes-for-Simd%3Cf32,+16%3E"],[1230,"impl-ToBytes-for-Simd%3Ci32,+16%3E"],[1231,"impl-ToBytes-for-Simd%3Cu32,+1%3E"],[1232,"impl-ToBytes-for-Simd%3Ci16,+8%3E"],[1233,"impl-ToBytes-for-Simd%3Ci32,+4%3E"],[1234,"impl-ToBytes-for-Simd%3Ci8,+1%3E"],[1235,"impl-ToBytes-for-Simd%3Cu64,+2%3E"],[1236,"impl-ToBytes-for-Simd%3Ci8,+16%3E"],[1237,"impl-ToBytes-for-Simd%3Ci64,+8%3E"],[1238,"impl-ToBytes-for-Simd%3Cu16,+2%3E"],[1239,"impl-ToBytes-for-Simd%3Ci32,+2%3E"],[1240,"impl-ToBytes-for-Simd%3Ci8,+8%3E"],[1241,"impl-ToBytes-for-Simd%3Cu16,+32%3E"],[1242,"impl-ToBytes-for-Simd%3Cf64,+4%3E"],[1243,"impl-ToBytes-for-Simd%3Ci16,+32%3E"],[1244,"impl-ToBytes-for-Simd%3Cu8,+1%3E"],[1245,"impl-ToBytes-for-Simd%3Cu64,+1%3E"],[1246,"impl-ToBytes-for-Simd%3Cu16,+8%3E"],[1247,"impl-ToBytes-for-Simd%3Cu8,+64%3E"],[1248,"impl-ToBytes-for-Simd%3Ci8,+64%3E"],[1249,"impl-ToBytes-for-Simd%3Ci32,+1%3E"],[1250,"impl-ToBytes-for-Simd%3Cu32,+2%3E"],[1251,"impl-ToBytes-for-Simd%3Ci64,+2%3E"],[1252,"impl-ToBytes-for-Simd%3Cf64,+2%3E"],[1253,"impl-ToBytes-for-Simd%3Cusize,+2%3E"],[1254,"impl-ToBytes-for-Simd%3Cisize,+8%3E"],[1255,"impl-ToBytes-for-Simd%3Cu8,+4%3E"],[1256,"impl-ToBytes-for-Simd%3Ci64,+4%3E"],[1257,"impl-ToBytes-for-Simd%3Cusize,+4%3E"],[1258,"impl-ToBytes-for-Simd%3Cisize,+1%3E"],[1259,"impl-ToBytes-for-Simd%3Cisize,+2%3E"],[1260,"impl-ToBytes-for-Simd%3Cu16,+1%3E"],[1261,"impl-ToBytes-for-Simd%3Ci16,+2%3E"],[1262,"impl-ToBytes-for-Simd%3Cu8,+2%3E"],[1263,"impl-ToBytes-for-Simd%3Ci32,+8%3E"],[1264,"impl-ToBytes-for-Simd%3Cusize,+8%3E"],[1266,"impl-ToBytes-for-Simd%3Ci8,+2%3E"],[1267,"impl-ToBytes-for-Simd%3Cf32,+1%3E"],[1268,"impl-ToBytes-for-Simd%3Cusize,+4%3E"],[1269,"impl-ToBytes-for-Simd%3Cf32,+2%3E"],[1270,"impl-ToBytes-for-Simd%3Cu8,+2%3E"],[1271,"impl-ToBytes-for-Simd%3Ci16,+2%3E"],[1272,"impl-ToBytes-for-Simd%3Cu8,+16%3E"],[1273,"impl-ToBytes-for-Simd%3Ci32,+8%3E"],[1274,"impl-ToBytes-for-Simd%3Cu16,+1%3E"],[1275,"impl-ToBytes-for-Simd%3Cu64,+4%3E"],[1276,"impl-ToBytes-for-Simd%3Cu32,+8%3E"],[1277,"impl-ToBytes-for-Simd%3Cusize,+8%3E"],[1278,"impl-ToBytes-for-Simd%3Ci16,+4%3E"],[1279,"impl-ToBytes-for-Simd%3Cu16,+16%3E"],[1280,"impl-ToBytes-for-Simd%3Cf64,+2%3E"],[1281,"impl-ToBytes-for-Simd%3Ci64,+4%3E"],[1282,"impl-ToBytes-for-Simd%3Ci32,+1%3E"],[1283,"impl-ToBytes-for-Simd%3Cu8,+4%3E"],[1284,"impl-ToBytes-for-Simd%3Cisize,+8%3E"],[1285,"impl-ToBytes-for-Simd%3Cisize,+1%3E"],[1286,"impl-ToBytes-for-Simd%3Cusize,+2%3E"],[1287,"impl-ToBytes-for-Simd%3Ci64,+2%3E"],[1288,"impl-ToBytes-for-Simd%3Ci8,+64%3E"],[1289,"impl-ToBytes-for-Simd%3Cf32,+8%3E"],[1290,"impl-ToBytes-for-Simd%3Cu32,+2%3E"],[1291,"impl-ToBytes-for-Simd%3Cu16,+8%3E"],[1292,"impl-ToBytes-for-Simd%3Cu8,+64%3E"],[1293,"impl-ToBytes-for-Simd%3Cu8,+1%3E"],[1294,"impl-ToBytes-for-Simd%3Cu16,+2%3E"],[1295,"impl-ToBytes-for-Simd%3Cu16,+32%3E"],[1296,"impl-ToBytes-for-Simd%3Cu64,+1%3E"],[1297,"impl-ToBytes-for-Simd%3Ci8,+8%3E"],[1298,"impl-ToBytes-for-Simd%3Ci16,+32%3E"],[1299,"impl-ToBytes-for-Simd%3Ci32,+2%3E"],[1300,"impl-ToBytes-for-Simd%3Ci8,+16%3E"],[1301,"impl-ToBytes-for-Simd%3Cf64,+4%3E"],[1302,"impl-ToBytes-for-Simd%3Cf32,+4%3E"],[1303,"impl-ToBytes-for-Simd%3Cu8,+32%3E"],[1304,"impl-ToBytes-for-Simd%3Ci64,+8%3E"],[1305,"impl-ToBytes-for-Simd%3Cu32,+16%3E"],[1306,"impl-ToBytes-for-Simd%3Ci8,+1%3E"],[1307,"impl-ToBytes-for-Simd%3Cusize,+1%3E"],[1308,"impl-ToBytes-for-Simd%3Ci16,+1%3E"],[1309,"impl-ToBytes-for-Simd%3Cu8,+8%3E"],[1310,"impl-ToBytes-for-Simd%3Ci32,+4%3E"],[1311,"impl-ToBytes-for-Simd%3Cu32,+1%3E"],[1312,"impl-ToBytes-for-Simd%3Ci16,+8%3E"],[1313,"impl-ToBytes-for-Simd%3Cf64,+8%3E"],[1314,"impl-ToBytes-for-Simd%3Ci8,+32%3E"],[1315,"impl-ToBytes-for-Simd%3Cu32,+4%3E"],[1316,"impl-ToBytes-for-Simd%3Cisize,+2%3E"],[1317,"impl-ToBytes-for-Simd%3Cf64,+1%3E"],[1318,"impl-ToBytes-for-Simd%3Ci8,+4%3E"],[1319,"impl-ToBytes-for-Simd%3Ci16,+16%3E"],[1320,"impl-ToBytes-for-Simd%3Cf32,+16%3E"],[1321,"impl-ToBytes-for-Simd%3Ci32,+16%3E"],[1322,"impl-ToBytes-for-Simd%3Cu64,+8%3E"],[1323,"impl-ToBytes-for-Simd%3Cu16,+4%3E"],[1324,"impl-ToBytes-for-Simd%3Cisize,+4%3E"],[1325,"impl-ToBytes-for-Simd%3Ci64,+1%3E"],[1326,"impl-ToBytes-for-Simd%3Cu64,+2%3E"],[1327,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[1328,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[1329,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[1330,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[1331,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[1332,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[1333,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[1334,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[1335,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[1336,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[1337,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[1338,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[1339,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[1340,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[1341,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[1342,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[1343,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[1344,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[1345,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[1346,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[1347,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[1348,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[1351,"impl-TryFrom%3C%26%5BT%5D%3E-for-Simd%3CT,+N%3E"],[1352,"impl-TryFrom%3C%26mut+%5BT%5D%3E-for-Simd%3CT,+N%3E"],[1395,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[1396,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[1397,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[1398,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[1399,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[1400,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[1401,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[1402,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[1403,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[1404,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[1405,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[1406,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[1407,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[1408,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[1409,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[1410,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[1411,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"]],"c":"OjAAAAAAAAA=","e":"OzAAAAEAAC4FIgAQABgALAABAC8APQBuABEAgQAAAIcAAwCMABMArwAAALIAAgC2ABIAygAjAPEAPAAwAQEANQE8AHMBPAC3AQAA1AEBANoBGQD7ARMAOQIiAF0CAQBgAhcAeQJfANsCCQDnAh0ADgMdATIEMQBuBDwArQQDALIEAQC1BDwA8wRdAHQFEADeBYEA"}],\
+["core_simd",{"t":"CTRTTFFRKFKKKKKNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNQNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNRKKKMMMMMMMMMRRRRRRRRRKKKRMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEERRRRRRRRKKRRMMMMMMMMMMMMMMMMMMMMMM","n":["simd","BITMASK_LEN","Bytes","INDEX","LEN","LaneCount","Mask","Mask","MaskElement","Simd","SimdCast","SimdElement","SupportedLaneCount","Swizzle","ToBytes","abs","abs","abs","abs","abs","abs","abs","add","add","add","add","add","add","add","add","add","add","add","add","add","add","add","add_assign","addr","addr","all","any","as_array","as_mut","as_mut","as_mut_array","as_ref","as_ref","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand","bitand_assign","bitand_assign","bitand_assign","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor","bitor_assign","bitor_assign","bitor_assign","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor","bitxor_assign","bitxor_assign","bitxor_assign","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast","cast_const","cast_mut","clone","clone","cmp","cmp","concat_swizzle","concat_swizzle","concat_swizzle_mask","concat_swizzle_mask","copy_to_slice","copysign","copysign","default","default","deinterleave","deinterleave","div","div","div","div","div","div","div","div","div","div","div","div","div","div","div","div_assign","eq","eq","expose_provenance","expose_provenance","extract","extract","f32x1","f32x16","f32x2","f32x32","f32x4","f32x64","f32x8","f64x1","f64x16","f64x2","f64x32","f64x4","f64x64","f64x8","first_set","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from_array","from_array","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_be_bytes","from_bitmask","from_bits","from_bits","from_int","from_int_unchecked","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_le_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_ne_bytes","from_slice","gather_or","gather_or_default","gather_ptr","gather_select","gather_select_ptr","gather_select_unchecked","hash","i16x1","i16x16","i16x2","i16x32","i16x4","i16x64","i16x8","i32x1","i32x16","i32x2","i32x32","i32x4","i32x64","i32x8","i64x1","i64x16","i64x2","i64x32","i64x4","i64x64","i64x8","i8x1","i8x16","i8x2","i8x32","i8x4","i8x64","i8x8","index","index_mut","interleave","interleave","into","into","into","is_finite","is_finite","is_infinite","is_infinite","is_nan","is_nan","is_negative","is_negative","is_negative","is_negative","is_negative","is_normal","is_normal","is_null","is_null","is_positive","is_positive","is_positive","is_positive","is_positive","is_sign_negative","is_sign_negative","is_sign_positive","is_sign_positive","is_subnormal","is_subnormal","isizex1","isizex16","isizex2","isizex32","isizex4","isizex64","isizex8","leading_ones","leading_ones","leading_ones","leading_ones","leading_ones","leading_ones","leading_ones","leading_ones","leading_ones","leading_ones","leading_zeros","leading_zeros","leading_zeros","leading_zeros","leading_zeros","leading_zeros","leading_zeros","leading_zeros","leading_zeros","leading_zeros","len","load_or","load_or_default","load_select","load_select_or_default","load_select_ptr","load_select_unchecked","mask16x1","mask16x16","mask16x2","mask16x32","mask16x4","mask16x64","mask16x8","mask32x1","mask32x16","mask32x2","mask32x32","mask32x4","mask32x64","mask32x8","mask64x1","mask64x16","mask64x2","mask64x32","mask64x4","mask64x64","mask64x8","mask8x1","mask8x16","mask8x2","mask8x32","mask8x4","mask8x64","mask8x8","masksizex1","masksizex16","masksizex2","masksizex32","masksizex4","masksizex64","masksizex8","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul","mul_assign","ne","neg","neg","neg","neg","neg","neg","neg","not","not","not","not","not","not","not","not","not","not","not","num","partial_cmp","partial_cmp","prelude","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","product","ptr","recip","recip","reduce_and","reduce_and","reduce_and","reduce_and","reduce_and","reduce_and","reduce_and","reduce_and","reduce_and","reduce_and","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_max","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_min","reduce_or","reduce_or","reduce_or","reduce_or","reduce_or","reduce_or","reduce_or","reduce_or","reduce_or","reduce_or","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_product","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_sum","reduce_xor","reduce_xor","reduce_xor","reduce_xor","reduce_xor","reduce_xor","reduce_xor","reduce_xor","reduce_xor","reduce_xor","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem","rem_assign","resize","resize","reverse","reverse","reverse_bits","reverse_bits","reverse_bits","reverse_bits","reverse_bits","reverse_bits","reverse_bits","reverse_bits","reverse_bits","reverse_bits","rotate_elements_left","rotate_elements_left","rotate_elements_right","rotate_elements_right","saturating_abs","saturating_abs","saturating_abs","saturating_abs","saturating_abs","saturating_add","saturating_add","saturating_add","saturating_add","saturating_add","saturating_add","saturating_add","saturating_add","saturating_add","saturating_add","saturating_neg","saturating_neg","saturating_neg","saturating_neg","saturating_neg","saturating_sub","saturating_sub","saturating_sub","saturating_sub","saturating_sub","saturating_sub","saturating_sub","saturating_sub","saturating_sub","saturating_sub","scatter","scatter_ptr","scatter_select","scatter_select_ptr","scatter_select_unchecked","select","select_mask","set","set_unchecked","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl","shl_assign","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr","shr_assign","signum","signum","signum","signum","signum","signum","signum","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_clamp","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_eq","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_ge","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_gt","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_le","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_lt","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_max","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_min","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_ne","simd_swizzle","splat","splat","store_select","store_select_ptr","store_select_unchecked","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub_assign","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","sum","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swap_bytes","swizzle","swizzle","swizzle_dyn","swizzle_mask","swizzle_mask","test","test_unchecked","to_array","to_array","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_be_bytes","to_bitmask","to_bits","to_bits","to_degrees","to_degrees","to_int","to_int_unchecked","to_int_unchecked","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_le_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_ne_bytes","to_radians","to_radians","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_ones","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","trailing_zeros","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","u16x1","u16x16","u16x2","u16x32","u16x4","u16x64","u16x8","u32x1","u32x16","u32x2","u32x32","u32x4","u32x64","u32x8","u64x1","u64x16","u64x2","u64x32","u64x4","u64x64","u64x8","u8x1","u8x16","u8x2","u8x32","u8x4","u8x64","u8x8","usizex1","usizex16","usizex2","usizex32","usizex4","usizex64","usizex8","with_addr","with_addr","with_exposed_provenance","with_exposed_provenance","without_provenance","without_provenance","wrapping_add","wrapping_add","wrapping_neg","wrapping_neg","wrapping_neg","wrapping_neg","wrapping_neg","wrapping_offset","wrapping_offset","wrapping_sub","wrapping_sub","Mask","SimdOrd","SimdPartialEq","SimdPartialOrd","simd_clamp","simd_eq","simd_ge","simd_gt","simd_le","simd_lt","simd_max","simd_min","simd_ne","Bits","Cast","Cast","Cast","Mask","Mask","Scalar","Scalar","Scalar","SimdFloat","SimdInt","SimdUint","Unsigned","abs","abs","cast","cast","cast","copysign","from_bits","is_finite","is_infinite","is_nan","is_negative","is_normal","is_positive","is_sign_negative","is_sign_positive","is_subnormal","leading_ones","leading_ones","leading_zeros","leading_zeros","recip","reduce_and","reduce_and","reduce_max","reduce_max","reduce_max","reduce_min","reduce_min","reduce_min","reduce_or","reduce_or","reduce_product","reduce_product","reduce_product","reduce_sum","reduce_sum","reduce_sum","reduce_xor","reduce_xor","reverse_bits","reverse_bits","saturating_abs","saturating_add","saturating_add","saturating_neg","saturating_sub","saturating_sub","signum","signum","simd_clamp","simd_max","simd_min","swap_bytes","swap_bytes","to_bits","to_degrees","to_int_unchecked","to_radians","trailing_ones","trailing_ones","trailing_zeros","trailing_zeros","wrapping_neg","Mask","Simd","SimdConstPtr","SimdFloat","SimdInt","SimdMutPtr","SimdOrd","SimdPartialEq","SimdPartialOrd","SimdUint","f32x1","f32x16","f32x2","f32x32","f32x4","f32x64","f32x8","f64x1","f64x16","f64x2","f64x32","f64x4","f64x64","f64x8","i16x1","i16x16","i16x2","i16x32","i16x4","i16x64","i16x8","i32x1","i32x16","i32x2","i32x32","i32x4","i32x64","i32x8","i64x1","i64x16","i64x2","i64x32","i64x4","i64x64","i64x8","i8x1","i8x16","i8x2","i8x32","i8x4","i8x64","i8x8","isizex1","isizex16","isizex2","isizex32","isizex4","isizex64","isizex8","mask16x1","mask16x16","mask16x2","mask16x32","mask16x4","mask16x64","mask16x8","mask32x1","mask32x16","mask32x2","mask32x32","mask32x4","mask32x64","mask32x8","mask64x1","mask64x16","mask64x2","mask64x32","mask64x4","mask64x64","mask64x8","mask8x1","mask8x16","mask8x2","mask8x32","mask8x4","mask8x64","mask8x8","masksizex1","masksizex16","masksizex2","masksizex32","masksizex4","masksizex64","masksizex8","simd_swizzle","u16x1","u16x16","u16x2","u16x32","u16x4","u16x64","u16x8","u32x1","u32x16","u32x2","u32x32","u32x4","u32x64","u32x8","u64x1","u64x16","u64x2","u64x32","u64x4","u64x64","u64x8","u8x1","u8x16","u8x2","u8x32","u8x4","u8x64","u8x8","usizex1","usizex16","usizex2","usizex32","usizex4","usizex64","usizex8","CastPtr","CastPtr","ConstPtr","Isize","Isize","Mask","Mask","MutPtr","SimdConstPtr","SimdMutPtr","Usize","Usize","addr","addr","cast","cast","cast_const","cast_mut","expose_provenance","expose_provenance","is_null","is_null","with_addr","with_addr","with_exposed_provenance","with_exposed_provenance","without_provenance","without_provenance","wrapping_add","wrapping_add","wrapping_offset","wrapping_offset","wrapping_sub","wrapping_sub"],"q":[[0,"core_simd"],[1,"core_simd::simd"],[1418,"core_simd::simd::cmp"],[1431,"core_simd::simd::num"],[1507,"core_simd::simd::prelude"],[1637,"core_simd::simd::ptr"],[1671,"core_simd::core_simd::vector"],[1672,"core_simd::core_simd::masks"],[1673,"core::cmp"],[1674,"core::default"],[1675,"core::option"],[1676,"core::fmt"],[1677,"core::core_arch::x86"],[1678,"core_simd::core_simd::alias"],[1679,"core_simd::core_simd::to_bytes"],[1680,"core::marker"],[1681,"core::convert"],[1682,"core_simd::core_simd::simd::num::uint"],[1683,"core::hash"],[1684,"core::slice::index"],[1685,"core::iter::traits::iterator"],[1686,"core::result"],[1687,"core::array"],[1688,"core::any"],[1689,"core_simd::core_simd::simd::cmp::ord"],[1690,"core_simd::core_simd::simd::cmp::eq"],[1691,"core_simd::core_simd::simd::num::float"],[1692,"core_simd::core_simd::simd::num::int"],[1693,"core_simd::core_simd::simd::ptr::const_ptr"],[1694,"core_simd::core_simd::simd::ptr::mut_ptr"],[1695,"core_simd::core_simd"],[1696,"core_simd::core_simd::lane_count"],[1697,"core_simd::core_simd::cast"],[1698,"core_simd::core_simd::swizzle"],[1699,"core_simd::core_simd::simd"]],"i":[0,110,76,111,2,0,0,10,0,0,0,0,0,0,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,2,2,2,2,2,2,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,2,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,2,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,2,110,16,2,110,16,2,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,2,0,2,111,111,111,111,2,2,2,16,2,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,2,2,2,16,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,16,2,110,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,2,2,31,33,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,64,66,68,70,72,74,16,2,76,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,2,2,16,16,76,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,76,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,16,2,110,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,0,0,0,0,0,0,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,2,2,2,2,2,2,2,2,2,2,0,16,2,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,2,16,2,2,2,2,2,2,2,2,2,2,2,16,2,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,16,16,16,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,0,16,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,111,111,2,111,111,16,16,16,2,76,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,16,2,2,2,2,16,2,2,76,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,76,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,110,16,2,2,2,110,16,2,110,16,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,96,0,0,0,95,96,97,97,97,97,95,95,96,100,100,102,84,100,102,100,102,84,0,0,0,102,100,102,100,102,84,100,100,100,100,100,102,100,102,100,100,100,102,84,102,84,100,102,84,100,102,84,100,102,84,102,84,100,102,84,100,102,84,102,84,102,84,102,102,84,102,102,84,100,102,100,100,100,102,84,100,100,100,100,102,84,102,84,84,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,107,109,109,107,109,107,109,107,0,0,107,109,107,109,107,109,109,107,107,109,107,109,107,109,107,109,107,109,107,109,107,109,107,109],"f":"```````````````{{{d{b}}}{{d{b}}}}{{{d{f}}}{{d{f}}}}{{{d{h}}}{{d{h}}}}{{{d{j}}}{{d{j}}}}{{{d{l}}}{{d{l}}}}{{{d{n}}}{{d{n}}}}{{{d{A`}}}{{d{A`}}}}{{{d{j}}{d{j}}}c{}}{{{d{Ab}}{d{Ab}}}c{}}{{{d{c}}{d{c}}}eAd{}}{{{d{l}}{d{l}}}c{}}{{{d{n}}{d{n}}}c{}}{{{d{h}}{d{h}}}c{}}3{{{d{f}}{d{f}}}c{}}{{{d{Af}}{d{Af}}}c{}}{{{d{A`}}{d{A`}}}c{}}6{{{d{Ah}}{d{Ah}}}c{}}{{{d{b}}{d{b}}}c{}}{{{d{Aj}}{d{Aj}}}c{}}{{{d{Al}}{d{Al}}}c{}}{{{d{c}}e}AnAd{}}{dc{}}0{{{B`{c}}}BbBd}0{{{d{c}}}{{Bf{c}}}Ad}0{{{d{c}}}{{Bh{c}}}Ad}101{{{B`{c}}{B`{c}}}{{B`{c}}}Bd}{{{B`{c}}Bb}{{B`{c}}}Bd}{{{d{l}}{d{l}}}c{}}{{{d{c}}{d{c}}}eAd{}}>{{{d{n}}{d{n}}}c{}}:{{{d{h}}{d{h}}}c{}}=>2<2{{{d{Ab}}{d{Ab}}}c{}}{{{d{j}}{d{j}}}c{}}{{{B`{c}}Bb}AnBd}{{{B`{c}}{B`{c}}}AnBd}>89{{{d{b}}{d{b}}}c{}}6{{{d{Al}}{d{Al}}}c{}}88{{{d{Ah}}{d{Ah}}}c{}}:79{{{d{Af}}{d{Af}}}c{}}67{{{d{Aj}}{d{Aj}}}c{}}65{{{d{c}}e}AnAd{}}{{{B`{c}}Bb}eBd{}}{{{B`{c}}{B`{c}}}eBd{}};=>3?:4>><567892{ce{}{}}00000{{{B`{c}}}{{B`{e}}}BdBd}{{{d{b}}}c{}}{{{d{Ab}}}c{}}{dc{}}{{{d{A`}}}c{}}{{{d{Af}}}c{}}2{{{d{l}}}c{}}{{{d{Aj}}}c{}}{{{d{Ah}}}c{}}{{{d{h}}}c{}}{{{d{n}}}c{}}{{{d{f}}}c{}}{{{d{Al}}}c{}}{{{d{j}}}c{}}::{{{B`{c}}}{{B`{c}}}Bd}{{{d{c}}}{{d{c}}}Ad}`{{{d{c}}{d{c}}}Bj{AdBl}}{{{d{c}}{d{c}}}{{d{c}}}Ad}0{{{B`{c}}{B`{c}}}{{B`{c}}}Bd}0{{{d{c}}{Bh{c}}}AnAd}{{{d{f}}{d{f}}}{{d{f}}}}{{{d{A`}}{d{A`}}}{{d{A`}}}}{{}{{B`{c}}}Bd}{{}{{d{c}}}{AdBn}}{{{B`{c}}{B`{c}}}{{C`{{B`{c}}{B`{c}}}}}Bd}{{{d{c}}{d{c}}}{{C`{{d{c}}{d{c}}}}}Ad}{{{d{Al}}{d{Al}}}c{}}{{{d{b}}{d{b}}}c{}}{{{d{Ah}}{d{Ah}}}c{}}{{{d{A`}}{d{A`}}}c{}}{{{d{c}}{d{c}}}eAd{}}{{{d{h}}{d{h}}}c{}}{{{d{n}}{d{n}}}c{}}{{{d{Aj}}{d{Aj}}}c{}}33{{{d{l}}{d{l}}}c{}}{{{d{f}}{d{f}}}c{}}{{{d{Ab}}{d{Ab}}}c{}}{{{d{j}}{d{j}}}c{}}{{{d{Af}}{d{Af}}}c{}}{{{d{c}}e}AnAd{}}{{{B`{c}}{B`{c}}}Bb{BdCb}}{{{d{c}}{d{c}}}Bb{AdCb}}{dc{}}0{{{B`{c}}}{{B`{c}}}Bd}{{{d{c}}}{{d{c}}}Ad}``````````````{{{B`{c}}}{{Cd{Ab}}}Bd}{{{B`{c}}Cf}Ch{BdCj}}{{{d{c}}Cf}Ch{AdCj}}{cc{}}{{{B`{l}}}{{B`{h}}}}{{{B`{l}}}{{B`{j}}}}{{{B`{b}}}{{B`{n}}}}{{{B`{j}}}{{B`{h}}}}{{{B`{l}}}{{B`{n}}}}{{{B`{h}}}{{B`{n}}}}{{{B`{h}}}{{B`{l}}}}{{{B`{n}}}{{B`{j}}}}{{{B`{h}}}{{B`{j}}}}{{{B`{j}}}{{B`{b}}}}{{{B`{j}}}{{B`{l}}}}{{{Bf{Bb}}}{{B`{c}}}Bd}{{{B`{n}}}{{B`{l}}}}{{{B`{n}}}{{B`{b}}}}{{{B`{b}}}{{B`{l}}}}{{{B`{j}}}{{B`{n}}}}{{{B`{b}}}{{B`{h}}}}{{{B`{b}}}{{B`{j}}}}{cc{}}{{{B`{l}}}{{B`{b}}}}{{{B`{h}}}{{B`{b}}}}{{{B`{n}}}{{B`{h}}}}{{{Bf{c}}}{{d{c}}}Ad}4{ClCn}{D`Db}{DdDf}{ClDh}{D`Dj}{DdDl}{ClDn}{D`E`}{DdEb}{ClEd}{D`Ef}{DdEh}{ClEj}{D`El}{DdEn}{ClF`}{D`Fb}{DdFd}{ClFf}{D`Fh}{DdFj}{ClFl}{D`Fn}{DdG`}{ClGb}{D`Gd}{DdGf}{ClGh}{D`Gj}{DdGl}{GnH`}{HbHd}{HfHh}{HjHl}{HnI`}{IbId}{{{Bf{Bb}}}{{B`{c}}}Bd}{{{Bf{c}}}{{d{c}}}Ad}{c{{Ih{}{{If{c}}}}}{IjIlInJ`{Jb{{Bh{Al}}}}{Jd{{Bh{Al}}}}{Jh{}{{Jf{Al}}}}}}{c{{d{f}}}{}}{c{{d{Af}}}{}}0{c{{d{h}}}{}}{c{{d{Al}}}{}}{c{{d{l}}}{}}2{c{{d{n}}}{}}5{c{{d{b}}}{}}234{c{{d{Ab}}}{}}{c{{d{j}}}{}}5{c{{d{A`}}}{}}721645712{c{{d{Aj}}}{}}110418{c{{d{Ah}}}{}}470:77:588850:03;7;5;:16160{Aj{{B`{c}}}Bd}{{{d{Ah}}}{{d{f}}}}{{{d{Aj}}}{{d{A`}}}}{{{d{c}}}{{B`{c}}}Bd}0{c{{Ih{}{{If{c}}}}}{IjIlInJ`{Jb{{Bh{Al}}}}{Jd{{Bh{Al}}}}{Jh{}{{Jf{Al}}}}}}??>5?>5=8>;6;6<{c{{d{f}}}{}}{c{{d{Af}}}{}}1<1:7700<>>71>;98<998;>=?:;{c{{d{h}}}{}}0:{c{{d{Al}}}{}}<=10{c{{d{l}}}{}}?4{c{{d{n}}}{}}26;=35425{c{{d{b}}}{}}36==52<{c{{d{Ab}}}{}}755?4{c{{d{j}}}{}}43662>640>30475{c{{d{A`}}}{}}425{c{{d{Aj}}}{}}10259437{c{{d{Ah}}}{}}587:8:75;4{{{Bh{c}}}{{d{c}}}Ad}{{{Bh{c}}{d{Ab}}{d{c}}}{{d{c}}}Ad}{{{Bh{c}}{d{Ab}}}{{d{c}}}{BnAd}}{d{{d{c}}}{BnAd}}{{{Bh{c}}{B`{n}}{d{Ab}}{d{c}}}{{d{c}}}Ad}{{d{B`{n}}{d{c}}}{{d{c}}}Ad}1{{{d{c}}e}An{AdJj}Jl}````````````````````````````{{{d{c}}e}gAd{{Jn{{Bh{c}}}}}{}}0{{{B`{c}}{B`{c}}}{{C`{{B`{c}}{B`{c}}}}}Bd}{{{d{c}}{d{c}}}{{C`{{d{c}}{d{c}}}}}Ad}{ce{}{}}00{{{d{f}}}c{}}{{{d{A`}}}c{}}1001{{{d{l}}}c{}}{{{d{j}}}c{}}{{{d{h}}}c{}}{{{d{n}}}c{}}{{{d{b}}}c{}}65{dc{}}031542677676```````{{{d{Al}}}{{d{Al}}}}3{{{d{Ah}}}{{d{Ah}}}}76{{{d{Ab}}}{{d{Ab}}}}{{{d{Aj}}}{{d{Aj}}}}7{{{d{Af}}}{{d{Af}}}}628:6743019{{{d{c}}}AbAd}{{{Bh{c}}{d{c}}}{{d{c}}}Ad}{{{Bh{c}}}{{d{c}}}{BnAd}}{{{Bh{c}}B`{d{c}}}{{d{c}}}Ad}{{{Bh{c}}B`}{{d{c}}}{BnAd}}{{B`{d{c}}}{{d{c}}}Ad}2```````````````````````````````````{{{d{n}}{d{n}}}c{}}{{{d{c}}{d{c}}}eAd{}}{{{d{Aj}}{d{Aj}}}c{}}{{{d{Ab}}{d{Ab}}}c{}}{{{d{Al}}{d{Al}}}c{}}{{{d{h}}{d{h}}}c{}}{{{d{l}}{d{l}}}c{}}{{{d{Ah}}{d{Ah}}}c{}}{{{d{A`}}{d{A`}}}c{}}7{{{d{j}}{d{j}}}c{}}8{{{d{b}}{d{b}}}c{}}{{{d{Af}}{d{Af}}}c{}}{{{d{f}}{d{f}}}c{}}{{{d{c}}e}AnAd{}}{{{d{c}}{d{c}}}Bb{AdCb}}{{{d{l}}}c{}}{{{d{j}}}c{}}{{{d{b}}}c{}}{{{d{A`}}}c{}}{{{d{f}}}c{}}{{{d{n}}}c{}}{{{d{h}}}c{}}{{{B`{c}}}eBd{}}6{{{d{Al}}}c{}}{{{d{Ah}}}c{}}{{{d{Ab}}}c{}}{{{d{Af}}}c{}}56;{{{d{Aj}}}c{}}:`{{{B`{c}}{B`{c}}}{{Cd{Bj}}}{BdK`}}{{{d{c}}{d{c}}}{{Cd{Bj}}}{AdK`}}`{c{{d{Ab}}}{{Kd{}{{Kb{{d{Ab}}}}}}}}{c{{d{Al}}}{{Kd{}{{Kb{{d{Al}}}}}}}}{c{{d{A`}}}{{Kd{}{{Kb{{d{A`}}}}}}}}{c{{d{f}}}{{Kd{}{{Kb{{d{f}}}}}}}}{c{{d{Ah}}}{{Kd{}{{Kb{{d{Ah}}}}}}}}{c{{d{h}}}{{Kd{}{{Kb{{d{h}}}}}}}}{c{{d{Af}}}{{Kd{}{{Kb{{d{Af}}}}}}}}63{c{{d{l}}}{{Kd{}{{Kb{{d{l}}}}}}}}{c{{d{n}}}{{Kd{}{{Kb{{d{n}}}}}}}}032{c{{d{j}}}{{Kd{}{{Kb{{d{j}}}}}}}}{c{{d{Aj}}}{{Kd{}{{Kb{{d{Aj}}}}}}}}83{c{{d{b}}}{{Kd{}{{Kb{{d{b}}}}}}}}17:20`{{{d{A`}}}{{d{A`}}}}{{{d{f}}}{{d{f}}}}{{{d{b}}}c{}}{{{d{j}}}c{}}{{{d{n}}}c{}}{{{d{Al}}}c{}}{{{d{Ah}}}c{}}{{{d{Aj}}}c{}}{{{d{l}}}c{}}{{{d{Af}}}c{}}{{{d{h}}}c{}}{{{d{Ab}}}c{}}{{{d{A`}}}c{}}782936:541{{{d{f}}}c{}}:6273;4598106483:;79251507:63984;254823;16:709284;37695:{{{d{Ah}}{d{Ah}}}c{}}{{{d{c}}{d{c}}}eAd{}}{{{d{Al}}{d{Al}}}c{}}{{{d{j}}{d{j}}}c{}}{{{d{A`}}{d{A`}}}c{}}3{{{d{l}}{d{l}}}c{}}{{{d{b}}{d{b}}}c{}}{{{d{h}}{d{h}}}c{}}{{{d{Af}}{d{Af}}}c{}}{{{d{f}}{d{f}}}c{}}{{{d{Aj}}{d{Aj}}}c{}}{{{d{n}}{d{n}}}c{}}:{{{d{Ab}}{d{Ab}}}c{}}{{{d{c}}e}AnAd{}}{{{B`{c}}Bb}{{B`{c}}}Bd}{{{d{c}}c}{{d{c}}}Ad}{{{B`{c}}}{{B`{c}}}Bd}{{{d{c}}}{{d{c}}}Ad}{{{d{n}}}{{d{n}}}}{{{d{Ab}}}{{d{Ab}}}}{{{d{b}}}{{d{b}}}}{{{d{Al}}}{{d{Al}}}}{{{d{Af}}}{{d{Af}}}}{{{d{j}}}{{d{j}}}}{{{d{h}}}{{d{h}}}}{{{d{Ah}}}{{d{Ah}}}}{{{d{l}}}{{d{l}}}}{{{d{Aj}}}{{d{Aj}}}};:;:47913{{{d{Aj}}{d{Aj}}}{{d{Aj}}}}{{{d{b}}{d{b}}}{{d{b}}}}{{{d{l}}{d{l}}}{{d{l}}}}{{{d{Ah}}{d{Ah}}}{{d{Ah}}}}{{{d{Al}}{d{Al}}}{{d{Al}}}}{{{d{n}}{d{n}}}{{d{n}}}}{{{d{j}}{d{j}}}{{d{j}}}}{{{d{Ab}}{d{Ab}}}{{d{Ab}}}}{{{d{h}}{d{h}}}{{d{h}}}}{{{d{Af}}{d{Af}}}{{d{Af}}}}{{{d{n}}}{{d{n}}}}0:>{{{d{l}}l}c{}}08<1{{{d{n}}n}c{}}3{{{d{Al}}{d{Al}}}c{}}861={{{d{Ah}}{d{Ah}}}c{}}?3>27{{{d{Ab}}Ab}c{}}{{{d{n}}{d{n}}}c{}}6;45{{{d{c}}e}AnAd{}}2{{{d{Al}}Al}c{}}{{{d{Aj}}Aj}c{}}>0{{{d{b}}b}c{}}{{{d{h}}{d{h}}}c{}}?33{{{d{j}}{d{j}}}c{}}43::82?7<=7>{{{d{Af}}{d{Af}}}c{}};4{{{d{h}}h}c{}}0{{{d{l}}{d{l}}}c{}}{{{d{Ah}}Ah}c{}}{{{d{Af}}Af}c{}}{{{d{l}}l}c{}}21{{{d{c}}{d{c}}}eAd{}}2305{{{d{j}}j}c{}}:62>{{{d{n}}n}c{}};3131{{{d{b}}{d{b}}}c{}}{{{d{Ab}}Ab}c{}}{{{d{Al}}{d{Al}}}c{}}{{{d{c}}e}AnAd{}}{{{d{j}}}{{d{j}}}}{{{d{f}}}{{d{f}}}}{{{d{h}}}{{d{h}}}}{{{d{l}}}{{d{l}}}}{{{d{A`}}}{{d{A`}}}}{{{d{b}}}{{d{b}}}}{{{d{n}}}{{d{n}}}}{{{B`{l}}{B`{l}}{B`{l}}}{{B`{l}}}}{{{B`{j}}{B`{j}}{B`{j}}}{{B`{j}}}}{{{B`{n}}{B`{n}}{B`{n}}}{{B`{n}}}}{{{B`{b}}{B`{b}}{B`{b}}}{{B`{b}}}}{{{B`{h}}{B`{h}}{B`{h}}}{{B`{h}}}}{{{d{Ab}}{d{Ab}}{d{Ab}}}{{d{Ab}}}}{{{d{Aj}}{d{Aj}}{d{Aj}}}{{d{Aj}}}}{{{d{b}}{d{b}}{d{b}}}{{d{b}}}}{{{d{A`}}{d{A`}}{d{A`}}}{{d{A`}}}}{{{d{n}}{d{n}}{d{n}}}{{d{n}}}}{{{d{Al}}{d{Al}}{d{Al}}}{{d{Al}}}}{{{d{l}}{d{l}}{d{l}}}{{d{l}}}}{{{d{f}}{d{f}}{d{f}}}{{d{f}}}}{{{d{h}}{d{h}}{d{h}}}{{d{h}}}}{{{d{Ah}}{d{Ah}}{d{Ah}}}{{d{Ah}}}}{{ddd}d}{{{d{Af}}{d{Af}}{d{Af}}}{{d{Af}}}}1{{{d{j}}{d{j}}{d{j}}}{{d{j}}}}{{{B`{h}}{B`{h}}}c{}}{{{B`{j}}{B`{j}}}c{}}{{{B`{b}}{B`{b}}}c{}}{{{B`{l}}{B`{l}}}c{}}{{{B`{n}}{B`{n}}}c{}}{{{d{Af}}{d{Af}}}c{}}{{{d{Aj}}{d{Aj}}}c{}}{{{d{Ah}}{d{Ah}}}c{}}{{{d{h}}{d{h}}}c{}}{{{d{j}}{d{j}}}c{}}{{dd}c{}}{{{d{l}}{d{l}}}c{}}{{{d{f}}{d{f}}}c{}}2{{{d{Al}}{d{Al}}}c{}}{{{d{Ab}}{d{Ab}}}c{}}{{{d{b}}{d{b}}}c{}}{{{d{A`}}{d{A`}}}c{}}{{{d{n}}{d{n}}}c{}}?>={{{B`{j}}{B`{j}}}c{}}{{{B`{h}}{B`{h}}}c{}}>:45693=<97;820{{{B`{l}}{B`{l}}}c{}}{{{B`{b}}{B`{b}}}c{}}{{{B`{n}}{B`{n}}}c{}}4;96<{{{d{Aj}}{d{Aj}}}c{}}?={{{d{Af}}{d{Af}}}c{}}:?{{{d{Ah}}{d{Ah}}}c{}}8=:63754?><:9{{{d{h}}{d{h}}}c{}}>9<{{dd}c{}}423{{{d{j}}{d{j}}}c{}}6:9871<05{{{d{l}}{d{l}}}c{}}<5>{{{d{Al}}{d{Al}}}c{}}543{{{d{f}}{d{f}}}c{}}{{{d{Ab}}{d{Ab}}}c{}}{{{B`{b}}{B`{b}}}{{B`{b}}}}{{{B`{h}}{B`{h}}}{{B`{h}}}}{{{B`{j}}{B`{j}}}{{B`{j}}}}{{{B`{l}}{B`{l}}}{{B`{l}}}}{{{B`{n}}{B`{n}}}{{B`{n}}}}{{dd}d}0{{{d{l}}{d{l}}}{{d{l}}}}{{{d{Ab}}{d{Ab}}}{{d{Ab}}}}{{{d{h}}{d{h}}}{{d{h}}}}{{{d{Al}}{d{Al}}}{{d{Al}}}}{{{d{b}}{d{b}}}{{d{b}}}}{{{d{Aj}}{d{Aj}}}{{d{Aj}}}}{{{d{A`}}{d{A`}}}{{d{A`}}}}{{{d{j}}{d{j}}}{{d{j}}}}{{{d{Af}}{d{Af}}}{{d{Af}}}}{{{d{Ah}}{d{Ah}}}{{d{Ah}}}}{{{d{f}}{d{f}}}{{d{f}}}}{{{d{n}}{d{n}}}{{d{n}}}}{{{B`{b}}{B`{b}}}{{B`{b}}}}?{{{B`{j}}{B`{j}}}{{B`{j}}}}{{{B`{h}}{B`{h}}}{{B`{h}}}}{{{B`{n}}{B`{n}}}{{B`{n}}}}{{dd}d}0<9;5:6=>?{{{d{l}}{d{l}}}{{d{l}}}}98{{{B`{b}}{B`{b}}}c{}}{{{B`{j}}{B`{j}}}c{}}{{{B`{h}}{B`{h}}}c{}}{{{B`{l}}{B`{l}}}c{}}{{{B`{n}}{B`{n}}}c{}}{{{d{Af}}{d{Af}}}c{}}{{{d{f}}{d{f}}}c{}}{{{d{Ah}}{d{Ah}}}c{}}{{{d{j}}{d{j}}}c{}}{{{d{h}}{d{h}}}c{}}{{{d{b}}{d{b}}}c{}}{{{d{A`}}{d{A`}}}c{}}{{dd}c{}}{{{d{Al}}{d{Al}}}c{}}{{{d{l}}{d{l}}}c{}}{{{d{Ab}}{d{Ab}}}c{}}3{{{d{n}}{d{n}}}c{}}{{{d{Aj}}{d{Aj}}}c{}}`{Bb{{B`{c}}}Bd}{c{{d{c}}}Ad}{{{d{c}}{Bh{c}}B`}AnAd}{{{d{c}}B`}AnAd}17=5{{{d{Af}}{d{Af}}}c{}}7{{{d{c}}{d{c}}}eAd{}}{{{d{Ah}}{d{Ah}}}c{}}{{{d{f}}{d{f}}}c{}}>8{{{d{Aj}}}c{}}{{{d{b}}}c{}}{{{d{Af}}}c{}}1{{{d{Al}}}c{}}8{{{d{A`}}}c{}}0947{{{d{Ah}}}c{}}70349::03949293;22273284821<0344227923688764929330:0;:;1242354182:709:561:0:65:581;96;937?>{{{d{Aj}}}{{d{Aj}}}};8<{{{d{Al}}}{{d{Al}}}}{{{d{Ab}}}{{d{Ab}}}}7{{{d{Ah}}}{{d{Ah}}}}{{{d{Af}}}{{d{Af}}}}>9{{{d{n}}}c{}}5?214=3{{{d{l}}}c{}}{c{{Kh{e}}}{}{}}00{{{Bh{c}}}{{Kh{{d{c}}Kj}}}Ad}0111{cKl{}}00```````````````````````````````````{{dc}d{}}0{cd{}}0001179:;81111````{{KnKnKn}Kn}{{{L`{}{{Kf{c}}}}{L`{}{{Kf{c}}}}}c{}}{{LbLb}c{}}000{{KnKn}Kn}02`````````````{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{}{}{}{}}{{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}{}{}{}{}}{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}i{}{}{}{}}{{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}i{}{}{}{}}{{{Jh{}{{Jf{c}}{Lf{e}}}}}e{}{}}{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{}{}{}{}}{c{{Lh{}{{Kf{e}}{Jf{g}}{Ld{c}}{Lf{i}}}}}{}{}{}{}}{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}c{}{}{}{}}00{{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}c{}{}{}{}}10111{{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}g{}{}{}{}}{{{Jh{}{{Jf{c}}{Lf{e}}}}}{{Jh{}{{Jf{c}}{Lf{e}}}}}{}{}}10:{{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}e{}{}{}{}}{{{Jh{}{{Jf{c}}{Lf{e}}}}}c{}{}}{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}e{}{}{}{}}210212102102121<3<{{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}{{Ll{}{{Kf{c}}{Jf{e}}{Lj{g}}{Lf{i}}}}}{}{}{}{}}{{{Jh{}{{Jf{c}}{Lf{e}}}}{Jh{}{{Jf{c}}{Lf{e}}}}}{{Jh{}{{Jf{c}}{Lf{e}}}}}{}{}}>10?>{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{}{}{}{}};;?6{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}g{}{}{}{}}{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}{}{}{}{}}{{{Lh{}{{Kf{c}}{Jf{e}}{Ld{g}}{Lf{i}}}}}i{}{}{}{}}1:9:99``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}c{}{}{}{}{}}{{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}c{}{}{}{}{}}{{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}g{}{}{}{}{}}{{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}g{}{}{}{}{}}{{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}i{}{}{}{}{}}{{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}i{}{}{}{}{}}54{{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}k{}{}{}{}{}}{{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}k{}{}{}{}{}}{{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}c}{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}{}{}{}{}{}}{{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}c}{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}{}{}{}{}{}}{c{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}{}{}{}{}{}}{c{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}{}{}{}{}{}}1032{{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}e}{{Mf{}{{Ln{c}}{M`{e}}{Mb{g}}{Md{i}}{Kf{k}}}}}{}{}{}{}{}}{{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}e}{{Mj{}{{Ln{c}}{M`{e}}{Mb{g}}{Mh{i}}{Kf{k}}}}}{}{}{}{}{}}54","D":"BKb","p":[[1,"i32"],[5,"Simd",1,1671],[1,"f32"],[1,"i16"],[1,"i64"],[1,"i8"],[1,"isize"],[1,"f64"],[1,"usize"],[10,"SimdElement",1,1671],[1,"u16"],[1,"u32"],[1,"u64"],[1,"u8"],[1,"unit"],[5,"Mask",1,1672],[1,"bool"],[10,"MaskElement",1,1672],[1,"array"],[1,"slice"],[6,"Ordering",1673],[10,"Ord",1673],[10,"Default",1674],[1,"tuple"],[10,"PartialEq",1673],[6,"Option",1675],[5,"Formatter",1676],[8,"Result",1676],[10,"Debug",1676],[5,"__m128i",1677],[8,"i8x16",1,1678],[5,"__m256i",1677],[8,"i8x32",1,1678],[5,"__m512i",1677],[8,"i8x64",1,1678],[8,"i16x8",1,1678],[8,"i16x16",1,1678],[8,"i16x32",1,1678],[8,"i32x4",1,1678],[8,"i32x8",1,1678],[8,"i32x16",1,1678],[8,"i64x2",1,1678],[8,"i64x4",1,1678],[8,"i64x8",1,1678],[8,"isizex2",1,1678],[8,"isizex4",1,1678],[8,"isizex8",1,1678],[8,"u8x16",1,1678],[8,"u8x32",1,1678],[8,"u8x64",1,1678],[8,"u16x8",1,1678],[8,"u16x16",1,1678],[8,"u16x32",1,1678],[8,"u32x4",1,1678],[8,"u32x8",1,1678],[8,"u32x16",1,1678],[8,"u64x2",1,1678],[8,"u64x4",1,1678],[8,"u64x8",1,1678],[8,"usizex2",1,1678],[8,"usizex4",1,1678],[8,"usizex8",1,1678],[5,"__m128",1677],[8,"f32x4",1,1678],[5,"__m256",1677],[8,"f32x8",1,1678],[5,"__m512",1677],[8,"f32x16",1,1678],[5,"__m128d",1677],[8,"f64x2",1,1678],[5,"__m256d",1677],[8,"f64x4",1,1678],[5,"__m512d",1677],[8,"f64x8",1,1678],[17,"Bytes"],[10,"ToBytes",1,1679],[10,"Copy",1680],[10,"Unpin",1680],[10,"Send",1680],[10,"Sync",1680],[10,"AsRef",1681],[10,"AsMut",1681],[17,"Scalar"],[10,"SimdUint",1431,1682],[10,"Hash",1683],[10,"Hasher",1683],[10,"SliceIndex",1684],[10,"PartialOrd",1673],[17,"Item"],[10,"Iterator",1685],[17,"Mask"],[6,"Result",1686],[5,"TryFromSliceError",1687],[5,"TypeId",1688],[10,"SimdOrd",1418,1689],[10,"SimdPartialEq",1418,1690],[10,"SimdPartialOrd",1418,1689],[17,"Bits"],[17,"Cast"],[10,"SimdFloat",1431,1691],[17,"Unsigned"],[10,"SimdInt",1431,1692],[17,"Usize"],[17,"Isize"],[17,"CastPtr"],[17,"MutPtr"],[10,"SimdConstPtr",1637,1693],[17,"ConstPtr"],[10,"SimdMutPtr",1637,1694],[5,"LaneCount",1],[10,"Swizzle",1]],"r":[[0,1695],[5,1696],[6,1672],[8,1672],[9,1671],[10,1697],[11,1671],[12,1696],[13,1698],[14,1679],[127,1699],[162,1678],[163,1678],[164,1678],[165,1678],[166,1678],[167,1678],[168,1678],[169,1678],[170,1678],[171,1678],[172,1678],[173,1678],[174,1678],[175,1678],[441,1678],[442,1678],[443,1678],[444,1678],[445,1678],[446,1678],[447,1678],[448,1678],[449,1678],[450,1678],[451,1678],[452,1678],[453,1678],[454,1678],[455,1678],[456,1678],[457,1678],[458,1678],[459,1678],[460,1678],[461,1678],[462,1678],[463,1678],[464,1678],[465,1678],[466,1678],[467,1678],[468,1678],[502,1678],[503,1678],[504,1678],[505,1678],[506,1678],[507,1678],[508,1678],[536,1678],[537,1678],[538,1678],[539,1678],[540,1678],[541,1678],[542,1678],[543,1678],[544,1678],[545,1678],[546,1678],[547,1678],[548,1678],[549,1678],[550,1678],[551,1678],[552,1678],[553,1678],[554,1678],[555,1678],[556,1678],[557,1678],[558,1678],[559,1678],[560,1678],[561,1678],[562,1678],[563,1678],[564,1678],[565,1678],[566,1678],[567,1678],[568,1678],[569,1678],[570,1678],[606,1699],[609,1699],[634,1699],[1074,1698],[1366,1678],[1367,1678],[1368,1678],[1369,1678],[1370,1678],[1371,1678],[1372,1678],[1373,1678],[1374,1678],[1375,1678],[1376,1678],[1377,1678],[1378,1678],[1379,1678],[1380,1678],[1381,1678],[1382,1678],[1383,1678],[1384,1678],[1385,1678],[1386,1678],[1387,1678],[1388,1678],[1389,1678],[1390,1678],[1391,1678],[1392,1678],[1393,1678],[1394,1678],[1395,1678],[1396,1678],[1397,1678],[1398,1678],[1399,1678],[1400,1678],[1419,1689],[1420,1690],[1421,1689],[1440,1691],[1441,1692],[1442,1682],[1507,1672],[1508,1671],[1509,1693],[1510,1691],[1511,1692],[1512,1694],[1513,1689],[1514,1690],[1515,1689],[1516,1682],[1517,1678],[1518,1678],[1519,1678],[1520,1678],[1521,1678],[1522,1678],[1523,1678],[1524,1678],[1525,1678],[1526,1678],[1527,1678],[1528,1678],[1529,1678],[1530,1678],[1531,1678],[1532,1678],[1533,1678],[1534,1678],[1535,1678],[1536,1678],[1537,1678],[1538,1678],[1539,1678],[1540,1678],[1541,1678],[1542,1678],[1543,1678],[1544,1678],[1545,1678],[1546,1678],[1547,1678],[1548,1678],[1549,1678],[1550,1678],[1551,1678],[1552,1678],[1553,1678],[1554,1678],[1555,1678],[1556,1678],[1557,1678],[1558,1678],[1559,1678],[1560,1678],[1561,1678],[1562,1678],[1563,1678],[1564,1678],[1565,1678],[1566,1678],[1567,1678],[1568,1678],[1569,1678],[1570,1678],[1571,1678],[1572,1678],[1573,1678],[1574,1678],[1575,1678],[1576,1678],[1577,1678],[1578,1678],[1579,1678],[1580,1678],[1581,1678],[1582,1678],[1583,1678],[1584,1678],[1585,1678],[1586,1678],[1587,1678],[1588,1678],[1589,1678],[1590,1678],[1591,1678],[1592,1678],[1593,1678],[1594,1678],[1595,1678],[1596,1678],[1597,1678],[1598,1678],[1599,1678],[1600,1678],[1601,1698],[1602,1678],[1603,1678],[1604,1678],[1605,1678],[1606,1678],[1607,1678],[1608,1678],[1609,1678],[1610,1678],[1611,1678],[1612,1678],[1613,1678],[1614,1678],[1615,1678],[1616,1678],[1617,1678],[1618,1678],[1619,1678],[1620,1678],[1621,1678],[1622,1678],[1623,1678],[1624,1678],[1625,1678],[1626,1678],[1627,1678],[1628,1678],[1629,1678],[1630,1678],[1631,1678],[1632,1678],[1633,1678],[1634,1678],[1635,1678],[1636,1678],[1645,1693],[1646,1694]],"b":[[15,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[16,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[17,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[18,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[19,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[20,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[21,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[22,"impl-Add-for-Simd%3Ci64,+N%3E"],[23,"impl-Add-for-Simd%3Cusize,+N%3E"],[24,"impl-Add%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[25,"impl-Add-for-Simd%3Ci8,+N%3E"],[26,"impl-Add-for-Simd%3Cisize,+N%3E"],[27,"impl-Add-for-Simd%3Ci16,+N%3E"],[28,"impl-Add%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[29,"impl-Add-for-Simd%3Cf32,+N%3E"],[30,"impl-Add-for-Simd%3Cu16,+N%3E"],[31,"impl-Add-for-Simd%3Cf64,+N%3E"],[32,"impl-Add%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[33,"impl-Add-for-Simd%3Cu32,+N%3E"],[34,"impl-Add-for-Simd%3Ci32,+N%3E"],[35,"impl-Add-for-Simd%3Cu64,+N%3E"],[36,"impl-Add-for-Simd%3Cu8,+N%3E"],[38,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[39,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[43,"impl-AsMut%3C%5BT;+N%5D%3E-for-Simd%3CT,+N%3E"],[44,"impl-AsMut%3C%5BT%5D%3E-for-Simd%3CT,+N%3E"],[46,"impl-AsRef%3C%5BT%5D%3E-for-Simd%3CT,+N%3E"],[47,"impl-AsRef%3C%5BT;+N%5D%3E-for-Simd%3CT,+N%3E"],[48,"impl-BitAnd-for-Mask%3CT,+N%3E"],[49,"impl-BitAnd%3Cbool%3E-for-Mask%3CT,+N%3E"],[50,"impl-BitAnd-for-Simd%3Ci8,+N%3E"],[51,"impl-BitAnd%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[52,"impl-BitAnd-for-Simd%3Cu16,+N%3E"],[53,"impl-BitAnd-for-Simd%3Cisize,+N%3E"],[54,"impl-BitAnd-for-Simd%3Cu8,+N%3E"],[55,"impl-BitAnd-for-Simd%3Ci16,+N%3E"],[56,"impl-BitAnd-for-Simd%3Ci32,+N%3E"],[57,"impl-BitAnd-for-Simd%3Cu32,+N%3E"],[58,"impl-BitAnd%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[59,"impl-BitAnd-for-Simd%3Cu64,+N%3E"],[60,"impl-BitAnd%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[61,"impl-BitAnd-for-Simd%3Cusize,+N%3E"],[62,"impl-BitAnd-for-Simd%3Ci64,+N%3E"],[63,"impl-BitAndAssign%3Cbool%3E-for-Mask%3CT,+N%3E"],[64,"impl-BitAndAssign-for-Mask%3CT,+N%3E"],[66,"impl-BitOr%3Cbool%3E-for-Mask%3CT,+N%3E"],[67,"impl-BitOr-for-Mask%3CT,+N%3E"],[68,"impl-BitOr-for-Simd%3Ci32,+N%3E"],[69,"impl-BitOr-for-Simd%3Cisize,+N%3E"],[70,"impl-BitOr-for-Simd%3Cu8,+N%3E"],[71,"impl-BitOr%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[72,"impl-BitOr%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[73,"impl-BitOr-for-Simd%3Cu32,+N%3E"],[74,"impl-BitOr-for-Simd%3Ci8,+N%3E"],[75,"impl-BitOr-for-Simd%3Ci16,+N%3E"],[76,"impl-BitOr%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[77,"impl-BitOr-for-Simd%3Cu16,+N%3E"],[78,"impl-BitOr-for-Simd%3Ci64,+N%3E"],[79,"impl-BitOr-for-Simd%3Cusize,+N%3E"],[80,"impl-BitOr-for-Simd%3Cu64,+N%3E"],[81,"impl-BitOrAssign%3Cbool%3E-for-Mask%3CT,+N%3E"],[82,"impl-BitOrAssign-for-Mask%3CT,+N%3E"],[84,"impl-BitXor%3Cbool%3E-for-Mask%3CT,+N%3E"],[85,"impl-BitXor-for-Mask%3CT,+N%3E"],[86,"impl-BitXor-for-Simd%3Cusize,+N%3E"],[87,"impl-BitXor-for-Simd%3Cisize,+N%3E"],[88,"impl-BitXor%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[89,"impl-BitXor-for-Simd%3Cu64,+N%3E"],[90,"impl-BitXor-for-Simd%3Ci8,+N%3E"],[91,"impl-BitXor-for-Simd%3Ci64,+N%3E"],[92,"impl-BitXor-for-Simd%3Cu16,+N%3E"],[93,"impl-BitXor%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[94,"impl-BitXor%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[95,"impl-BitXor-for-Simd%3Ci16,+N%3E"],[96,"impl-BitXor-for-Simd%3Cu32,+N%3E"],[97,"impl-BitXor-for-Simd%3Cu8,+N%3E"],[98,"impl-BitXor-for-Simd%3Ci32,+N%3E"],[99,"impl-BitXorAssign-for-Mask%3CT,+N%3E"],[100,"impl-BitXorAssign%3Cbool%3E-for-Mask%3CT,+N%3E"],[109,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[110,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[111,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[112,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[113,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[114,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[115,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[116,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[117,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[118,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[119,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[120,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[121,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[122,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[134,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[135,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[140,"impl-Div-for-Simd%3Cu8,+N%3E"],[141,"impl-Div-for-Simd%3Ci32,+N%3E"],[142,"impl-Div-for-Simd%3Cu32,+N%3E"],[143,"impl-Div-for-Simd%3Cf64,+N%3E"],[144,"impl-Div%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[145,"impl-Div-for-Simd%3Ci16,+N%3E"],[146,"impl-Div-for-Simd%3Cisize,+N%3E"],[147,"impl-Div-for-Simd%3Cu64,+N%3E"],[148,"impl-Div%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[149,"impl-Div%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[150,"impl-Div-for-Simd%3Ci8,+N%3E"],[151,"impl-Div-for-Simd%3Cf32,+N%3E"],[152,"impl-Div-for-Simd%3Cusize,+N%3E"],[153,"impl-Div-for-Simd%3Ci64,+N%3E"],[154,"impl-Div-for-Simd%3Cu16,+N%3E"],[158,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[159,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[180,"impl-From%3CMask%3Ci8,+N%3E%3E-for-Mask%3Ci16,+N%3E"],[181,"impl-From%3CMask%3Ci8,+N%3E%3E-for-Mask%3Ci64,+N%3E"],[182,"impl-From%3CMask%3Ci32,+N%3E%3E-for-Mask%3Cisize,+N%3E"],[183,"impl-From%3CMask%3Ci64,+N%3E%3E-for-Mask%3Ci16,+N%3E"],[184,"impl-From%3CMask%3Ci8,+N%3E%3E-for-Mask%3Cisize,+N%3E"],[185,"impl-From%3CMask%3Ci16,+N%3E%3E-for-Mask%3Cisize,+N%3E"],[186,"impl-From%3CMask%3Ci16,+N%3E%3E-for-Mask%3Ci8,+N%3E"],[187,"impl-From%3CMask%3Cisize,+N%3E%3E-for-Mask%3Ci64,+N%3E"],[188,"impl-From%3CMask%3Ci16,+N%3E%3E-for-Mask%3Ci64,+N%3E"],[189,"impl-From%3CMask%3Ci64,+N%3E%3E-for-Mask%3Ci32,+N%3E"],[190,"impl-From%3CMask%3Ci64,+N%3E%3E-for-Mask%3Ci8,+N%3E"],[191,"impl-From%3C%5Bbool;+N%5D%3E-for-Mask%3CT,+N%3E"],[192,"impl-From%3CMask%3Cisize,+N%3E%3E-for-Mask%3Ci8,+N%3E"],[193,"impl-From%3CMask%3Cisize,+N%3E%3E-for-Mask%3Ci32,+N%3E"],[194,"impl-From%3CMask%3Ci32,+N%3E%3E-for-Mask%3Ci8,+N%3E"],[195,"impl-From%3CMask%3Ci64,+N%3E%3E-for-Mask%3Cisize,+N%3E"],[196,"impl-From%3CMask%3Ci32,+N%3E%3E-for-Mask%3Ci16,+N%3E"],[197,"impl-From%3CMask%3Ci32,+N%3E%3E-for-Mask%3Ci64,+N%3E"],[199,"impl-From%3CMask%3Ci8,+N%3E%3E-for-Mask%3Ci32,+N%3E"],[200,"impl-From%3CMask%3Ci16,+N%3E%3E-for-Mask%3Ci32,+N%3E"],[201,"impl-From%3CMask%3Cisize,+N%3E%3E-for-Mask%3Ci16,+N%3E"],[243,"impl-ToBytes-for-Simd%3Cf32,+16%3E"],[244,"impl-ToBytes-for-Simd%3Cu16,+2%3E"],[245,"impl-ToBytes-for-Simd%3Cu16,+16%3E"],[246,"impl-ToBytes-for-Simd%3Ci16,+32%3E"],[247,"impl-ToBytes-for-Simd%3Cu8,+16%3E"],[248,"impl-ToBytes-for-Simd%3Ci8,+32%3E"],[249,"impl-ToBytes-for-Simd%3Ci16,+1%3E"],[250,"impl-ToBytes-for-Simd%3Cisize,+4%3E"],[251,"impl-ToBytes-for-Simd%3Cf32,+8%3E"],[252,"impl-ToBytes-for-Simd%3Ci32,+2%3E"],[253,"impl-ToBytes-for-Simd%3Ci8,+4%3E"],[254,"impl-ToBytes-for-Simd%3Cu8,+1%3E"],[255,"impl-ToBytes-for-Simd%3Ci16,+16%3E"],[256,"impl-ToBytes-for-Simd%3Cusize,+4%3E"],[257,"impl-ToBytes-for-Simd%3Ci64,+8%3E"],[258,"impl-ToBytes-for-Simd%3Cu8,+2%3E"],[259,"impl-ToBytes-for-Simd%3Cf64,+4%3E"],[260,"impl-ToBytes-for-Simd%3Ci16,+4%3E"],[261,"impl-ToBytes-for-Simd%3Cusize,+2%3E"],[262,"impl-ToBytes-for-Simd%3Ci64,+4%3E"],[263,"impl-ToBytes-for-Simd%3Cu8,+4%3E"],[264,"impl-ToBytes-for-Simd%3Cisize,+8%3E"],[265,"impl-ToBytes-for-Simd%3Ci8,+1%3E"],[266,"impl-ToBytes-for-Simd%3Ci16,+8%3E"],[267,"impl-ToBytes-for-Simd%3Ci64,+2%3E"],[268,"impl-ToBytes-for-Simd%3Cusize,+8%3E"],[269,"impl-ToBytes-for-Simd%3Cu64,+8%3E"],[270,"impl-ToBytes-for-Simd%3Cf64,+1%3E"],[271,"impl-ToBytes-for-Simd%3Cf64,+8%3E"],[272,"impl-ToBytes-for-Simd%3Cu64,+4%3E"],[273,"impl-ToBytes-for-Simd%3Ci32,+4%3E"],[274,"impl-ToBytes-for-Simd%3Cf64,+2%3E"],[275,"impl-ToBytes-for-Simd%3Ci16,+2%3E"],[276,"impl-ToBytes-for-Simd%3Cu32,+4%3E"],[277,"impl-ToBytes-for-Simd%3Cusize,+1%3E"],[278,"impl-ToBytes-for-Simd%3Ci8,+64%3E"],[279,"impl-ToBytes-for-Simd%3Cu32,+1%3E"],[280,"impl-ToBytes-for-Simd%3Cu16,+32%3E"],[281,"impl-ToBytes-for-Simd%3Ci8,+8%3E"],[282,"impl-ToBytes-for-Simd%3Ci8,+16%3E"],[283,"impl-ToBytes-for-Simd%3Cu16,+8%3E"],[284,"impl-ToBytes-for-Simd%3Ci32,+1%3E"],[285,"impl-ToBytes-for-Simd%3Cu8,+8%3E"],[286,"impl-ToBytes-for-Simd%3Cu8,+32%3E"],[287,"impl-ToBytes-for-Simd%3Cu8,+64%3E"],[288,"impl-ToBytes-for-Simd%3Ci32,+16%3E"],[289,"impl-ToBytes-for-Simd%3Cu32,+16%3E"],[290,"impl-ToBytes-for-Simd%3Cu16,+4%3E"],[291,"impl-ToBytes-for-Simd%3Cu32,+2%3E"],[292,"impl-ToBytes-for-Simd%3Ci64,+1%3E"],[293,"impl-ToBytes-for-Simd%3Cf32,+1%3E"],[294,"impl-ToBytes-for-Simd%3Ci8,+2%3E"],[295,"impl-ToBytes-for-Simd%3Cf32,+4%3E"],[296,"impl-ToBytes-for-Simd%3Ci32,+8%3E"],[297,"impl-ToBytes-for-Simd%3Cf32,+2%3E"],[298,"impl-ToBytes-for-Simd%3Cu16,+1%3E"],[299,"impl-ToBytes-for-Simd%3Cu64,+1%3E"],[300,"impl-ToBytes-for-Simd%3Cisize,+2%3E"],[301,"impl-ToBytes-for-Simd%3Cu64,+2%3E"],[302,"impl-ToBytes-for-Simd%3Cisize,+1%3E"],[303,"impl-ToBytes-for-Simd%3Cu32,+8%3E"],[305,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[306,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[310,"impl-ToBytes-for-Simd%3Cu16,+2%3E"],[311,"impl-ToBytes-for-Simd%3Cu16,+32%3E"],[312,"impl-ToBytes-for-Simd%3Ci16,+32%3E"],[313,"impl-ToBytes-for-Simd%3Cu32,+4%3E"],[314,"impl-ToBytes-for-Simd%3Cu16,+16%3E"],[315,"impl-ToBytes-for-Simd%3Ci16,+8%3E"],[316,"impl-ToBytes-for-Simd%3Cu32,+8%3E"],[317,"impl-ToBytes-for-Simd%3Cu8,+64%3E"],[318,"impl-ToBytes-for-Simd%3Ci64,+2%3E"],[319,"impl-ToBytes-for-Simd%3Ci16,+2%3E"],[320,"impl-ToBytes-for-Simd%3Cisize,+2%3E"],[321,"impl-ToBytes-for-Simd%3Cu64,+2%3E"],[322,"impl-ToBytes-for-Simd%3Cisize,+1%3E"],[323,"impl-ToBytes-for-Simd%3Cu64,+1%3E"],[324,"impl-ToBytes-for-Simd%3Ci8,+2%3E"],[325,"impl-ToBytes-for-Simd%3Cf32,+2%3E"],[326,"impl-ToBytes-for-Simd%3Cu16,+1%3E"],[327,"impl-ToBytes-for-Simd%3Cf32,+4%3E"],[328,"impl-ToBytes-for-Simd%3Ci32,+8%3E"],[329,"impl-ToBytes-for-Simd%3Cf32,+1%3E"],[330,"impl-ToBytes-for-Simd%3Ci64,+1%3E"],[331,"impl-ToBytes-for-Simd%3Cu32,+2%3E"],[332,"impl-ToBytes-for-Simd%3Cu32,+16%3E"],[333,"impl-ToBytes-for-Simd%3Cu16,+4%3E"],[334,"impl-ToBytes-for-Simd%3Ci32,+16%3E"],[335,"impl-ToBytes-for-Simd%3Cu8,+8%3E"],[336,"impl-ToBytes-for-Simd%3Cu8,+32%3E"],[337,"impl-ToBytes-for-Simd%3Ci8,+16%3E"],[338,"impl-ToBytes-for-Simd%3Cu16,+8%3E"],[339,"impl-ToBytes-for-Simd%3Ci32,+1%3E"],[340,"impl-ToBytes-for-Simd%3Ci8,+8%3E"],[341,"impl-ToBytes-for-Simd%3Ci8,+32%3E"],[342,"impl-ToBytes-for-Simd%3Cu32,+1%3E"],[343,"impl-ToBytes-for-Simd%3Cf32,+16%3E"],[344,"impl-ToBytes-for-Simd%3Ci8,+64%3E"],[345,"impl-ToBytes-for-Simd%3Cusize,+1%3E"],[346,"impl-ToBytes-for-Simd%3Cf64,+2%3E"],[347,"impl-ToBytes-for-Simd%3Cu64,+4%3E"],[348,"impl-ToBytes-for-Simd%3Ci32,+4%3E"],[349,"impl-ToBytes-for-Simd%3Cf64,+1%3E"],[350,"impl-ToBytes-for-Simd%3Cf64,+8%3E"],[351,"impl-ToBytes-for-Simd%3Cu64,+8%3E"],[352,"impl-ToBytes-for-Simd%3Cusize,+8%3E"],[353,"impl-ToBytes-for-Simd%3Ci8,+1%3E"],[354,"impl-ToBytes-for-Simd%3Cisize,+8%3E"],[355,"impl-ToBytes-for-Simd%3Cu8,+4%3E"],[356,"impl-ToBytes-for-Simd%3Ci64,+4%3E"],[357,"impl-ToBytes-for-Simd%3Cusize,+2%3E"],[358,"impl-ToBytes-for-Simd%3Ci16,+4%3E"],[359,"impl-ToBytes-for-Simd%3Ci16,+1%3E"],[360,"impl-ToBytes-for-Simd%3Cf64,+4%3E"],[361,"impl-ToBytes-for-Simd%3Cu8,+2%3E"],[362,"impl-ToBytes-for-Simd%3Ci64,+8%3E"],[363,"impl-ToBytes-for-Simd%3Cusize,+4%3E"],[364,"impl-ToBytes-for-Simd%3Ci16,+16%3E"],[365,"impl-ToBytes-for-Simd%3Cu8,+1%3E"],[366,"impl-ToBytes-for-Simd%3Ci8,+4%3E"],[367,"impl-ToBytes-for-Simd%3Ci32,+2%3E"],[368,"impl-ToBytes-for-Simd%3Cf32,+8%3E"],[369,"impl-ToBytes-for-Simd%3Cisize,+4%3E"],[370,"impl-ToBytes-for-Simd%3Cu8,+16%3E"],[372,"impl-ToBytes-for-Simd%3Cu32,+2%3E"],[373,"impl-ToBytes-for-Simd%3Cf64,+2%3E"],[374,"impl-ToBytes-for-Simd%3Ci16,+1%3E"],[375,"impl-ToBytes-for-Simd%3Cf32,+1%3E"],[376,"impl-ToBytes-for-Simd%3Cu16,+16%3E"],[377,"impl-ToBytes-for-Simd%3Cu8,+16%3E"],[378,"impl-ToBytes-for-Simd%3Cf32,+8%3E"],[379,"impl-ToBytes-for-Simd%3Ci32,+2%3E"],[380,"impl-ToBytes-for-Simd%3Cu8,+1%3E"],[381,"impl-ToBytes-for-Simd%3Cf32,+2%3E"],[382,"impl-ToBytes-for-Simd%3Cu64,+1%3E"],[383,"impl-ToBytes-for-Simd%3Cu64,+2%3E"],[384,"impl-ToBytes-for-Simd%3Cu16,+8%3E"],[385,"impl-ToBytes-for-Simd%3Ci8,+8%3E"],[386,"impl-ToBytes-for-Simd%3Cu32,+1%3E"],[387,"impl-ToBytes-for-Simd%3Cusize,+4%3E"],[388,"impl-ToBytes-for-Simd%3Cf32,+16%3E"],[389,"impl-ToBytes-for-Simd%3Ci16,+2%3E"],[390,"impl-ToBytes-for-Simd%3Ci16,+4%3E"],[391,"impl-ToBytes-for-Simd%3Cf64,+8%3E"],[392,"impl-ToBytes-for-Simd%3Cu8,+64%3E"],[393,"impl-ToBytes-for-Simd%3Ci64,+4%3E"],[394,"impl-ToBytes-for-Simd%3Ci8,+4%3E"],[395,"impl-ToBytes-for-Simd%3Cisize,+8%3E"],[396,"impl-ToBytes-for-Simd%3Ci16,+8%3E"],[397,"impl-ToBytes-for-Simd%3Ci16,+32%3E"],[398,"impl-ToBytes-for-Simd%3Ci32,+4%3E"],[399,"impl-ToBytes-for-Simd%3Cu32,+4%3E"],[400,"impl-ToBytes-for-Simd%3Ci16,+16%3E"],[401,"impl-ToBytes-for-Simd%3Ci8,+32%3E"],[402,"impl-ToBytes-for-Simd%3Ci64,+8%3E"],[403,"impl-ToBytes-for-Simd%3Cu32,+8%3E"],[404,"impl-ToBytes-for-Simd%3Cisize,+2%3E"],[405,"impl-ToBytes-for-Simd%3Ci64,+2%3E"],[406,"impl-ToBytes-for-Simd%3Ci8,+1%3E"],[407,"impl-ToBytes-for-Simd%3Cu16,+2%3E"],[408,"impl-ToBytes-for-Simd%3Cu8,+2%3E"],[409,"impl-ToBytes-for-Simd%3Cf64,+4%3E"],[410,"impl-ToBytes-for-Simd%3Cisize,+4%3E"],[411,"impl-ToBytes-for-Simd%3Cusize,+1%3E"],[412,"impl-ToBytes-for-Simd%3Ci8,+2%3E"],[413,"impl-ToBytes-for-Simd%3Cu64,+4%3E"],[414,"impl-ToBytes-for-Simd%3Cf64,+1%3E"],[415,"impl-ToBytes-for-Simd%3Cu64,+8%3E"],[416,"impl-ToBytes-for-Simd%3Ci64,+1%3E"],[417,"impl-ToBytes-for-Simd%3Cisize,+1%3E"],[418,"impl-ToBytes-for-Simd%3Cu16,+4%3E"],[419,"impl-ToBytes-for-Simd%3Ci32,+1%3E"],[420,"impl-ToBytes-for-Simd%3Cusize,+2%3E"],[421,"impl-ToBytes-for-Simd%3Cu8,+4%3E"],[422,"impl-ToBytes-for-Simd%3Cu32,+16%3E"],[423,"impl-ToBytes-for-Simd%3Ci32,+16%3E"],[424,"impl-ToBytes-for-Simd%3Cu8,+32%3E"],[425,"impl-ToBytes-for-Simd%3Ci8,+16%3E"],[426,"impl-ToBytes-for-Simd%3Cu16,+1%3E"],[427,"impl-ToBytes-for-Simd%3Cu8,+8%3E"],[428,"impl-ToBytes-for-Simd%3Cu16,+32%3E"],[429,"impl-ToBytes-for-Simd%3Ci8,+64%3E"],[430,"impl-ToBytes-for-Simd%3Ci32,+8%3E"],[431,"impl-ToBytes-for-Simd%3Cf32,+4%3E"],[432,"impl-ToBytes-for-Simd%3Cusize,+8%3E"],[476,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[477,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[478,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[479,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[480,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[481,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[482,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[483,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[484,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[485,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[486,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[487,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[488,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[489,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[490,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[491,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[492,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[493,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[494,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[495,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[496,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[497,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[498,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[499,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[500,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[501,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[509,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[510,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[511,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[512,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[513,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[514,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[515,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[516,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[517,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[518,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[519,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[520,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[521,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[522,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[523,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[524,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[525,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[526,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[527,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[528,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[571,"impl-Mul-for-Simd%3Cisize,+N%3E"],[572,"impl-Mul%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[573,"impl-Mul-for-Simd%3Cu64,+N%3E"],[574,"impl-Mul-for-Simd%3Cusize,+N%3E"],[575,"impl-Mul-for-Simd%3Cu8,+N%3E"],[576,"impl-Mul-for-Simd%3Ci16,+N%3E"],[577,"impl-Mul-for-Simd%3Ci8,+N%3E"],[578,"impl-Mul-for-Simd%3Cu32,+N%3E"],[579,"impl-Mul-for-Simd%3Cf64,+N%3E"],[580,"impl-Mul%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[581,"impl-Mul-for-Simd%3Ci64,+N%3E"],[582,"impl-Mul%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[583,"impl-Mul-for-Simd%3Ci32,+N%3E"],[584,"impl-Mul-for-Simd%3Cu16,+N%3E"],[585,"impl-Mul-for-Simd%3Cf32,+N%3E"],[588,"impl-Neg-for-Simd%3Ci8,+N%3E"],[589,"impl-Neg-for-Simd%3Ci64,+N%3E"],[590,"impl-Neg-for-Simd%3Ci32,+N%3E"],[591,"impl-Neg-for-Simd%3Cf64,+N%3E"],[592,"impl-Neg-for-Simd%3Cf32,+N%3E"],[593,"impl-Neg-for-Simd%3Cisize,+N%3E"],[594,"impl-Neg-for-Simd%3Ci16,+N%3E"],[596,"impl-Not-for-Simd%3Ci64,+N%3E"],[597,"impl-Not-for-Simd%3Cu8,+N%3E"],[598,"impl-Not-for-Simd%3Cu32,+N%3E"],[599,"impl-Not-for-Simd%3Cusize,+N%3E"],[600,"impl-Not-for-Simd%3Cu16,+N%3E"],[601,"impl-Not-for-Simd%3Ci16,+N%3E"],[602,"impl-Not-for-Simd%3Cisize,+N%3E"],[603,"impl-Not-for-Simd%3Ci8,+N%3E"],[604,"impl-Not-for-Simd%3Cu64,+N%3E"],[605,"impl-Not-for-Simd%3Ci32,+N%3E"],[610,"impl-Product%3C%26Simd%3Cusize,+N%3E%3E-for-Simd%3Cusize,+N%3E"],[611,"impl-Product%3C%26Simd%3Cu8,+N%3E%3E-for-Simd%3Cu8,+N%3E"],[612,"impl-Product%3C%26Simd%3Cf64,+N%3E%3E-for-Simd%3Cf64,+N%3E"],[613,"impl-Product%3C%26Simd%3Cf32,+N%3E%3E-for-Simd%3Cf32,+N%3E"],[614,"impl-Product%3C%26Simd%3Cu32,+N%3E%3E-for-Simd%3Cu32,+N%3E"],[615,"impl-Product-for-Simd%3Ci16,+N%3E"],[616,"impl-Product%3C%26Simd%3Cu16,+N%3E%3E-for-Simd%3Cu16,+N%3E"],[617,"impl-Product-for-Simd%3Cusize,+N%3E"],[618,"impl-Product-for-Simd%3Cf32,+N%3E"],[619,"impl-Product-for-Simd%3Ci8,+N%3E"],[620,"impl-Product%3C%26Simd%3Cisize,+N%3E%3E-for-Simd%3Cisize,+N%3E"],[621,"impl-Product-for-Simd%3Cisize,+N%3E"],[622,"impl-Product%3C%26Simd%3Ci16,+N%3E%3E-for-Simd%3Ci16,+N%3E"],[623,"impl-Product-for-Simd%3Cu16,+N%3E"],[624,"impl-Product%3C%26Simd%3Ci64,+N%3E%3E-for-Simd%3Ci64,+N%3E"],[625,"impl-Product-for-Simd%3Cu64,+N%3E"],[626,"impl-Product-for-Simd%3Cf64,+N%3E"],[627,"impl-Product%3C%26Simd%3Ci8,+N%3E%3E-for-Simd%3Ci8,+N%3E"],[628,"impl-Product-for-Simd%3Ci32,+N%3E"],[629,"impl-Product%3C%26Simd%3Cu64,+N%3E%3E-for-Simd%3Cu64,+N%3E"],[630,"impl-Product-for-Simd%3Cu32,+N%3E"],[631,"impl-Product-for-Simd%3Cu8,+N%3E"],[632,"impl-Product-for-Simd%3Ci64,+N%3E"],[633,"impl-Product%3C%26Simd%3Ci32,+N%3E%3E-for-Simd%3Ci32,+N%3E"],[635,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[636,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[637,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[638,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[639,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[640,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[641,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[642,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[643,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[644,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[645,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[646,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[647,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[648,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[649,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[650,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[651,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[652,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[653,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[654,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[655,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[656,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[657,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[658,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[659,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[660,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[661,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[662,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[663,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[664,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[665,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[666,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[667,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[668,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[669,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[670,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[671,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[672,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[673,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[674,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[675,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[676,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[677,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[678,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[679,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[680,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[681,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[682,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[683,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[684,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[685,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[686,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[687,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[688,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[689,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[690,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[691,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[692,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[693,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[694,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[695,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[696,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[697,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[698,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[699,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[700,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[701,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[702,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[703,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[704,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[705,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[706,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[707,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[708,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[709,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[710,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[711,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[712,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[713,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[714,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[715,"impl-Rem-for-Simd%3Cu32,+N%3E"],[716,"impl-Rem%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[717,"impl-Rem-for-Simd%3Cu8,+N%3E"],[718,"impl-Rem-for-Simd%3Ci64,+N%3E"],[719,"impl-Rem-for-Simd%3Cf64,+N%3E"],[720,"impl-Rem%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[721,"impl-Rem-for-Simd%3Ci8,+N%3E"],[722,"impl-Rem-for-Simd%3Ci32,+N%3E"],[723,"impl-Rem-for-Simd%3Ci16,+N%3E"],[724,"impl-Rem-for-Simd%3Cu16,+N%3E"],[725,"impl-Rem-for-Simd%3Cf32,+N%3E"],[726,"impl-Rem-for-Simd%3Cu64,+N%3E"],[727,"impl-Rem-for-Simd%3Cisize,+N%3E"],[728,"impl-Rem%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[729,"impl-Rem-for-Simd%3Cusize,+N%3E"],[735,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[736,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[737,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[738,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[739,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[740,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[741,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[742,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[743,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[744,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[749,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[750,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[751,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[752,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[753,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[754,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[755,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[756,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[757,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[758,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[759,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[760,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[761,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[762,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[763,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[764,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[765,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[766,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[767,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[768,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[769,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[770,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[771,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[772,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[773,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[774,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[775,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[776,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[777,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[778,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[788,"impl-Shl%3Cusize%3E-for-%26Simd%3Cusize,+N%3E"],[789,"impl-Shl%3Ci16%3E-for-%26Simd%3Ci16,+N%3E"],[790,"impl-Shl-for-Simd%3Cu16,+N%3E"],[791,"impl-Shl-for-Simd%3Ci64,+N%3E"],[792,"impl-Shl%3Cu64%3E-for-%26Simd%3Cu64,+N%3E"],[793,"impl-Shl%3C%26usize%3E-for-%26Simd%3Cusize,+N%3E"],[794,"impl-Shl%3Cu8%3E-for-%26Simd%3Cu8,+N%3E"],[795,"impl-Shl-for-Simd%3Ci16,+N%3E"],[796,"impl-Shl-for-Simd%3Ci32,+N%3E"],[797,"impl-Shl%3C%26i32%3E-for-Simd%3Ci32,+N%3E"],[798,"impl-Shl-for-Simd%3Ci8,+N%3E"],[799,"impl-Shl%3C%26u32%3E-for-%26Simd%3Cu32,+N%3E"],[800,"impl-Shl-for-Simd%3Cu64,+N%3E"],[801,"impl-Shl%3Ci16%3E-for-Simd%3Ci16,+N%3E"],[802,"impl-Shl%3C%26u64%3E-for-Simd%3Cu64,+N%3E"],[803,"impl-Shl%3Ci64%3E-for-%26Simd%3Ci64,+N%3E"],[804,"impl-Shl-for-Simd%3Cusize,+N%3E"],[805,"impl-Shl%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[806,"impl-Shl%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[807,"impl-Shl%3Cu32%3E-for-Simd%3Cu32,+N%3E"],[808,"impl-Shl%3C%26u16%3E-for-%26Simd%3Cu16,+N%3E"],[809,"impl-Shl%3Ci32%3E-for-Simd%3Ci32,+N%3E"],[810,"impl-Shl%3C%26i32%3E-for-%26Simd%3Ci32,+N%3E"],[811,"impl-Shl%3C%26i64%3E-for-%26Simd%3Ci64,+N%3E"],[812,"impl-Shl%3C%26usize%3E-for-Simd%3Cusize,+N%3E"],[813,"impl-Shl%3C%26i16%3E-for-Simd%3Ci16,+N%3E"],[814,"impl-Shl%3C%26u16%3E-for-Simd%3Cu16,+N%3E"],[815,"impl-Shl%3Cu8%3E-for-Simd%3Cu8,+N%3E"],[816,"impl-Shl%3C%26i16%3E-for-%26Simd%3Ci16,+N%3E"],[817,"impl-Shl%3C%26i8%3E-for-Simd%3Ci8,+N%3E"],[818,"impl-Shl%3C%26i8%3E-for-%26Simd%3Ci8,+N%3E"],[819,"impl-Shl%3Ci32%3E-for-%26Simd%3Ci32,+N%3E"],[820,"impl-Shl%3Cu64%3E-for-Simd%3Cu64,+N%3E"],[821,"impl-Shl%3Cu16%3E-for-Simd%3Cu16,+N%3E"],[822,"impl-Shl%3C%26isize%3E-for-Simd%3Cisize,+N%3E"],[823,"impl-Shl%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[824,"impl-Shl-for-Simd%3Cu8,+N%3E"],[825,"impl-Shl%3C%26u32%3E-for-Simd%3Cu32,+N%3E"],[826,"impl-Shl%3C%26i64%3E-for-Simd%3Ci64,+N%3E"],[827,"impl-Shl%3C%26isize%3E-for-%26Simd%3Cisize,+N%3E"],[828,"impl-Shl%3C%26u8%3E-for-Simd%3Cu8,+N%3E"],[829,"impl-Shl-for-Simd%3Cu32,+N%3E"],[830,"impl-Shl%3C%26u64%3E-for-%26Simd%3Cu64,+N%3E"],[831,"impl-Shl%3Ci8%3E-for-Simd%3Ci8,+N%3E"],[832,"impl-Shl%3C%26u8%3E-for-%26Simd%3Cu8,+N%3E"],[833,"impl-Shl%3Cisize%3E-for-Simd%3Cisize,+N%3E"],[834,"impl-Shl%3Ci64%3E-for-Simd%3Ci64,+N%3E"],[835,"impl-Shl%3Cusize%3E-for-Simd%3Cusize,+N%3E"],[836,"impl-Shl-for-Simd%3Cisize,+N%3E"],[837,"impl-Shl%3Cu16%3E-for-%26Simd%3Cu16,+N%3E"],[838,"impl-Shl%3Cu32%3E-for-%26Simd%3Cu32,+N%3E"],[839,"impl-Shl%3Cisize%3E-for-%26Simd%3Cisize,+N%3E"],[840,"impl-Shl%3Ci8%3E-for-%26Simd%3Ci8,+N%3E"],[842,"impl-Shr%3Cusize%3E-for-%26Simd%3Cusize,+N%3E"],[843,"impl-Shr%3Cu8%3E-for-%26Simd%3Cu8,+N%3E"],[844,"impl-Shr%3C%26u64%3E-for-%26Simd%3Cu64,+N%3E"],[845,"impl-Shr%3Cu32%3E-for-%26Simd%3Cu32,+N%3E"],[846,"impl-Shr%3C%26u64%3E-for-Simd%3Cu64,+N%3E"],[847,"impl-Shr%3C%26i32%3E-for-%26Simd%3Ci32,+N%3E"],[848,"impl-Shr-for-Simd%3Ci16,+N%3E"],[849,"impl-Shr-for-Simd%3Cu64,+N%3E"],[850,"impl-Shr%3C%26u8%3E-for-%26Simd%3Cu8,+N%3E"],[851,"impl-Shr%3Cu8%3E-for-Simd%3Cu8,+N%3E"],[852,"impl-Shr-for-Simd%3Ci64,+N%3E"],[853,"impl-Shr%3C%26u8%3E-for-Simd%3Cu8,+N%3E"],[854,"impl-Shr%3Cu64%3E-for-Simd%3Cu64,+N%3E"],[855,"impl-Shr%3C%26isize%3E-for-%26Simd%3Cisize,+N%3E"],[856,"impl-Shr%3Cisize%3E-for-Simd%3Cisize,+N%3E"],[857,"impl-Shr-for-Simd%3Cu32,+N%3E"],[858,"impl-Shr%3C%26i32%3E-for-Simd%3Ci32,+N%3E"],[859,"impl-Shr%3C%26i64%3E-for-%26Simd%3Ci64,+N%3E"],[860,"impl-Shr%3C%26usize%3E-for-%26Simd%3Cusize,+N%3E"],[861,"impl-Shr%3Cu16%3E-for-%26Simd%3Cu16,+N%3E"],[862,"impl-Shr%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[863,"impl-Shr%3Cusize%3E-for-Simd%3Cusize,+N%3E"],[864,"impl-Shr-for-Simd%3Cusize,+N%3E"],[865,"impl-Shr-for-Simd%3Cu16,+N%3E"],[866,"impl-Shr%3Cisize%3E-for-%26Simd%3Cisize,+N%3E"],[867,"impl-Shr%3Cu64%3E-for-%26Simd%3Cu64,+N%3E"],[868,"impl-Shr%3C%26i16%3E-for-%26Simd%3Ci16,+N%3E"],[869,"impl-Shr%3Ci16%3E-for-Simd%3Ci16,+N%3E"],[870,"impl-Shr-for-Simd%3Ci8,+N%3E"],[871,"impl-Shr%3Cu32%3E-for-Simd%3Cu32,+N%3E"],[872,"impl-Shr%3C%26u16%3E-for-%26Simd%3Cu16,+N%3E"],[873,"impl-Shr%3C%26i8%3E-for-%26Simd%3Ci8,+N%3E"],[874,"impl-Shr%3C%26u32%3E-for-%26Simd%3Cu32,+N%3E"],[875,"impl-Shr%3Cu16%3E-for-Simd%3Cu16,+N%3E"],[876,"impl-Shr%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[877,"impl-Shr%3C%26u16%3E-for-Simd%3Cu16,+N%3E"],[878,"impl-Shr%3C%26u32%3E-for-Simd%3Cu32,+N%3E"],[879,"impl-Shr%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[880,"impl-Shr%3Ci16%3E-for-%26Simd%3Ci16,+N%3E"],[881,"impl-Shr%3Ci64%3E-for-%26Simd%3Ci64,+N%3E"],[882,"impl-Shr%3Ci32%3E-for-%26Simd%3Ci32,+N%3E"],[883,"impl-Shr%3C%26i16%3E-for-Simd%3Ci16,+N%3E"],[884,"impl-Shr%3C%26i8%3E-for-Simd%3Ci8,+N%3E"],[885,"impl-Shr-for-Simd%3Cisize,+N%3E"],[886,"impl-Shr%3C%26isize%3E-for-Simd%3Cisize,+N%3E"],[887,"impl-Shr%3Ci32%3E-for-Simd%3Ci32,+N%3E"],[888,"impl-Shr%3Ci8%3E-for-Simd%3Ci8,+N%3E"],[889,"impl-Shr%3Ci64%3E-for-Simd%3Ci64,+N%3E"],[890,"impl-Shr%3Ci8%3E-for-%26Simd%3Ci8,+N%3E"],[891,"impl-Shr%3C%26i64%3E-for-Simd%3Ci64,+N%3E"],[892,"impl-Shr-for-Simd%3Ci32,+N%3E"],[893,"impl-Shr%3C%26usize%3E-for-Simd%3Cusize,+N%3E"],[894,"impl-Shr-for-Simd%3Cu8,+N%3E"],[896,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[897,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[898,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[899,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[900,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[901,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[902,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[903,"impl-SimdOrd-for-Mask%3Ci8,+N%3E"],[904,"impl-SimdOrd-for-Mask%3Ci64,+N%3E"],[905,"impl-SimdOrd-for-Mask%3Cisize,+N%3E"],[906,"impl-SimdOrd-for-Mask%3Ci32,+N%3E"],[907,"impl-SimdOrd-for-Mask%3Ci16,+N%3E"],[908,"impl-SimdOrd-for-Simd%3Cusize,+N%3E"],[909,"impl-SimdOrd-for-Simd%3Cu64,+N%3E"],[910,"impl-SimdOrd-for-Simd%3Ci32,+N%3E"],[911,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[912,"impl-SimdOrd-for-Simd%3Cisize,+N%3E"],[913,"impl-SimdOrd-for-Simd%3Cu8,+N%3E"],[914,"impl-SimdOrd-for-Simd%3Ci8,+N%3E"],[915,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[916,"impl-SimdOrd-for-Simd%3Ci16,+N%3E"],[917,"impl-SimdOrd-for-Simd%3Cu32,+N%3E"],[918,"impl-SimdOrd-for-Simd%3C*const+T,+N%3E"],[919,"impl-SimdOrd-for-Simd%3Cu16,+N%3E"],[920,"impl-SimdOrd-for-Simd%3C*mut+T,+N%3E"],[921,"impl-SimdOrd-for-Simd%3Ci64,+N%3E"],[922,"impl-SimdPartialEq-for-Mask%3Ci16,+N%3E"],[923,"impl-SimdPartialEq-for-Mask%3Ci64,+N%3E"],[924,"impl-SimdPartialEq-for-Mask%3Ci32,+N%3E"],[925,"impl-SimdPartialEq-for-Mask%3Ci8,+N%3E"],[926,"impl-SimdPartialEq-for-Mask%3Cisize,+N%3E"],[927,"impl-SimdPartialEq-for-Simd%3Cu16,+N%3E"],[928,"impl-SimdPartialEq-for-Simd%3Cu64,+N%3E"],[929,"impl-SimdPartialEq-for-Simd%3Cu32,+N%3E"],[930,"impl-SimdPartialEq-for-Simd%3Ci16,+N%3E"],[931,"impl-SimdPartialEq-for-Simd%3Ci64,+N%3E"],[932,"impl-SimdPartialEq-for-Simd%3C*mut+T,+N%3E"],[933,"impl-SimdPartialEq-for-Simd%3Ci8,+N%3E"],[934,"impl-SimdPartialEq-for-Simd%3Cf32,+N%3E"],[935,"impl-SimdPartialEq-for-Simd%3C*const+T,+N%3E"],[936,"impl-SimdPartialEq-for-Simd%3Cu8,+N%3E"],[937,"impl-SimdPartialEq-for-Simd%3Cusize,+N%3E"],[938,"impl-SimdPartialEq-for-Simd%3Ci32,+N%3E"],[939,"impl-SimdPartialEq-for-Simd%3Cf64,+N%3E"],[940,"impl-SimdPartialEq-for-Simd%3Cisize,+N%3E"],[941,"impl-SimdPartialOrd-for-Mask%3Ci32,+N%3E"],[942,"impl-SimdPartialOrd-for-Mask%3Ci8,+N%3E"],[943,"impl-SimdPartialOrd-for-Mask%3Cisize,+N%3E"],[944,"impl-SimdPartialOrd-for-Mask%3Ci64,+N%3E"],[945,"impl-SimdPartialOrd-for-Mask%3Ci16,+N%3E"],[946,"impl-SimdPartialOrd-for-Simd%3Cu16,+N%3E"],[947,"impl-SimdPartialOrd-for-Simd%3Ci64,+N%3E"],[948,"impl-SimdPartialOrd-for-Simd%3Ci32,+N%3E"],[949,"impl-SimdPartialOrd-for-Simd%3Cusize,+N%3E"],[950,"impl-SimdPartialOrd-for-Simd%3Cu8,+N%3E"],[951,"impl-SimdPartialOrd-for-Simd%3C*const+T,+N%3E"],[952,"impl-SimdPartialOrd-for-Simd%3Cf64,+N%3E"],[953,"impl-SimdPartialOrd-for-Simd%3Cu64,+N%3E"],[954,"impl-SimdPartialOrd-for-Simd%3Cu32,+N%3E"],[955,"impl-SimdPartialOrd-for-Simd%3C*mut+T,+N%3E"],[956,"impl-SimdPartialOrd-for-Simd%3Cf32,+N%3E"],[957,"impl-SimdPartialOrd-for-Simd%3Ci16,+N%3E"],[958,"impl-SimdPartialOrd-for-Simd%3Ci8,+N%3E"],[959,"impl-SimdPartialOrd-for-Simd%3Cisize,+N%3E"],[960,"impl-SimdPartialOrd-for-Mask%3Ci16,+N%3E"],[961,"impl-SimdPartialOrd-for-Mask%3Ci8,+N%3E"],[962,"impl-SimdPartialOrd-for-Mask%3Ci32,+N%3E"],[963,"impl-SimdPartialOrd-for-Mask%3Cisize,+N%3E"],[964,"impl-SimdPartialOrd-for-Mask%3Ci64,+N%3E"],[965,"impl-SimdPartialOrd-for-Simd%3Ci8,+N%3E"],[966,"impl-SimdPartialOrd-for-Simd%3Cu8,+N%3E"],[967,"impl-SimdPartialOrd-for-Simd%3Cf64,+N%3E"],[968,"impl-SimdPartialOrd-for-Simd%3C*mut+T,+N%3E"],[969,"impl-SimdPartialOrd-for-Simd%3Cu64,+N%3E"],[970,"impl-SimdPartialOrd-for-Simd%3Ci16,+N%3E"],[971,"impl-SimdPartialOrd-for-Simd%3C*const+T,+N%3E"],[972,"impl-SimdPartialOrd-for-Simd%3Cu16,+N%3E"],[973,"impl-SimdPartialOrd-for-Simd%3Cusize,+N%3E"],[974,"impl-SimdPartialOrd-for-Simd%3Ci64,+N%3E"],[975,"impl-SimdPartialOrd-for-Simd%3Cu32,+N%3E"],[976,"impl-SimdPartialOrd-for-Simd%3Cisize,+N%3E"],[977,"impl-SimdPartialOrd-for-Simd%3Cf32,+N%3E"],[978,"impl-SimdPartialOrd-for-Simd%3Ci32,+N%3E"],[979,"impl-SimdPartialOrd-for-Mask%3Ci16,+N%3E"],[980,"impl-SimdPartialOrd-for-Mask%3Cisize,+N%3E"],[981,"impl-SimdPartialOrd-for-Mask%3Ci64,+N%3E"],[982,"impl-SimdPartialOrd-for-Mask%3Ci8,+N%3E"],[983,"impl-SimdPartialOrd-for-Mask%3Ci32,+N%3E"],[984,"impl-SimdPartialOrd-for-Simd%3C*const+T,+N%3E"],[985,"impl-SimdPartialOrd-for-Simd%3Ci8,+N%3E"],[986,"impl-SimdPartialOrd-for-Simd%3Cu8,+N%3E"],[987,"impl-SimdPartialOrd-for-Simd%3Ci32,+N%3E"],[988,"impl-SimdPartialOrd-for-Simd%3Cf64,+N%3E"],[989,"impl-SimdPartialOrd-for-Simd%3Ci16,+N%3E"],[990,"impl-SimdPartialOrd-for-Simd%3Cf32,+N%3E"],[991,"impl-SimdPartialOrd-for-Simd%3Cisize,+N%3E"],[992,"impl-SimdPartialOrd-for-Simd%3Cusize,+N%3E"],[993,"impl-SimdPartialOrd-for-Simd%3C*mut+T,+N%3E"],[994,"impl-SimdPartialOrd-for-Simd%3Cu64,+N%3E"],[995,"impl-SimdPartialOrd-for-Simd%3Cu32,+N%3E"],[996,"impl-SimdPartialOrd-for-Simd%3Cu16,+N%3E"],[997,"impl-SimdPartialOrd-for-Simd%3Ci64,+N%3E"],[998,"impl-SimdPartialOrd-for-Mask%3Cisize,+N%3E"],[999,"impl-SimdPartialOrd-for-Mask%3Ci64,+N%3E"],[1000,"impl-SimdPartialOrd-for-Mask%3Ci16,+N%3E"],[1001,"impl-SimdPartialOrd-for-Mask%3Ci8,+N%3E"],[1002,"impl-SimdPartialOrd-for-Mask%3Ci32,+N%3E"],[1003,"impl-SimdPartialOrd-for-Simd%3C*const+T,+N%3E"],[1004,"impl-SimdPartialOrd-for-Simd%3Cf64,+N%3E"],[1005,"impl-SimdPartialOrd-for-Simd%3Ci64,+N%3E"],[1006,"impl-SimdPartialOrd-for-Simd%3Cu64,+N%3E"],[1007,"impl-SimdPartialOrd-for-Simd%3Ci8,+N%3E"],[1008,"impl-SimdPartialOrd-for-Simd%3Cisize,+N%3E"],[1009,"impl-SimdPartialOrd-for-Simd%3Cu16,+N%3E"],[1010,"impl-SimdPartialOrd-for-Simd%3Ci32,+N%3E"],[1011,"impl-SimdPartialOrd-for-Simd%3Cu8,+N%3E"],[1012,"impl-SimdPartialOrd-for-Simd%3Cu32,+N%3E"],[1013,"impl-SimdPartialOrd-for-Simd%3Ci16,+N%3E"],[1014,"impl-SimdPartialOrd-for-Simd%3C*mut+T,+N%3E"],[1015,"impl-SimdPartialOrd-for-Simd%3Cf32,+N%3E"],[1016,"impl-SimdPartialOrd-for-Simd%3Cusize,+N%3E"],[1017,"impl-SimdOrd-for-Mask%3Ci32,+N%3E"],[1018,"impl-SimdOrd-for-Mask%3Ci16,+N%3E"],[1019,"impl-SimdOrd-for-Mask%3Ci64,+N%3E"],[1020,"impl-SimdOrd-for-Mask%3Ci8,+N%3E"],[1021,"impl-SimdOrd-for-Mask%3Cisize,+N%3E"],[1022,"impl-SimdOrd-for-Simd%3C*mut+T,+N%3E"],[1023,"impl-SimdOrd-for-Simd%3C*const+T,+N%3E"],[1024,"impl-SimdOrd-for-Simd%3Ci8,+N%3E"],[1025,"impl-SimdOrd-for-Simd%3Cusize,+N%3E"],[1026,"impl-SimdOrd-for-Simd%3Ci16,+N%3E"],[1027,"impl-SimdOrd-for-Simd%3Cu8,+N%3E"],[1028,"impl-SimdOrd-for-Simd%3Ci32,+N%3E"],[1029,"impl-SimdOrd-for-Simd%3Cu64,+N%3E"],[1030,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[1031,"impl-SimdOrd-for-Simd%3Ci64,+N%3E"],[1032,"impl-SimdOrd-for-Simd%3Cu16,+N%3E"],[1033,"impl-SimdOrd-for-Simd%3Cu32,+N%3E"],[1034,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[1035,"impl-SimdOrd-for-Simd%3Cisize,+N%3E"],[1036,"impl-SimdOrd-for-Mask%3Ci32,+N%3E"],[1037,"impl-SimdOrd-for-Mask%3Ci8,+N%3E"],[1038,"impl-SimdOrd-for-Mask%3Ci64,+N%3E"],[1039,"impl-SimdOrd-for-Mask%3Ci16,+N%3E"],[1040,"impl-SimdOrd-for-Mask%3Cisize,+N%3E"],[1041,"impl-SimdOrd-for-Simd%3C*mut+T,+N%3E"],[1042,"impl-SimdOrd-for-Simd%3C*const+T,+N%3E"],[1043,"impl-SimdOrd-for-Simd%3Ci32,+N%3E"],[1044,"impl-SimdOrd-for-Simd%3Ci64,+N%3E"],[1045,"impl-SimdOrd-for-Simd%3Cu64,+N%3E"],[1046,"impl-SimdOrd-for-Simd%3Cisize,+N%3E"],[1047,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[1048,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[1049,"impl-SimdOrd-for-Simd%3Cu8,+N%3E"],[1050,"impl-SimdOrd-for-Simd%3Ci16,+N%3E"],[1051,"impl-SimdOrd-for-Simd%3Cusize,+N%3E"],[1052,"impl-SimdOrd-for-Simd%3Ci8,+N%3E"],[1053,"impl-SimdOrd-for-Simd%3Cu16,+N%3E"],[1054,"impl-SimdOrd-for-Simd%3Cu32,+N%3E"],[1055,"impl-SimdPartialEq-for-Mask%3Ci32,+N%3E"],[1056,"impl-SimdPartialEq-for-Mask%3Ci64,+N%3E"],[1057,"impl-SimdPartialEq-for-Mask%3Ci16,+N%3E"],[1058,"impl-SimdPartialEq-for-Mask%3Ci8,+N%3E"],[1059,"impl-SimdPartialEq-for-Mask%3Cisize,+N%3E"],[1060,"impl-SimdPartialEq-for-Simd%3Cu16,+N%3E"],[1061,"impl-SimdPartialEq-for-Simd%3Cf32,+N%3E"],[1062,"impl-SimdPartialEq-for-Simd%3Cu32,+N%3E"],[1063,"impl-SimdPartialEq-for-Simd%3Ci64,+N%3E"],[1064,"impl-SimdPartialEq-for-Simd%3Ci16,+N%3E"],[1065,"impl-SimdPartialEq-for-Simd%3Ci32,+N%3E"],[1066,"impl-SimdPartialEq-for-Simd%3Cf64,+N%3E"],[1067,"impl-SimdPartialEq-for-Simd%3C*mut+T,+N%3E"],[1068,"impl-SimdPartialEq-for-Simd%3Cu8,+N%3E"],[1069,"impl-SimdPartialEq-for-Simd%3Ci8,+N%3E"],[1070,"impl-SimdPartialEq-for-Simd%3Cusize,+N%3E"],[1071,"impl-SimdPartialEq-for-Simd%3C*const+T,+N%3E"],[1072,"impl-SimdPartialEq-for-Simd%3Cisize,+N%3E"],[1073,"impl-SimdPartialEq-for-Simd%3Cu64,+N%3E"],[1080,"impl-Sub-for-Simd%3Ci8,+N%3E"],[1081,"impl-Sub-for-Simd%3Ci64,+N%3E"],[1082,"impl-Sub-for-Simd%3Cisize,+N%3E"],[1083,"impl-Sub-for-Simd%3Cu16,+N%3E"],[1084,"impl-Sub-for-Simd%3Cusize,+N%3E"],[1085,"impl-Sub%3C%26Simd%3CT,+N%3E%3E-for-Simd%3CT,+N%3E"],[1086,"impl-Sub-for-Simd%3Cu32,+N%3E"],[1087,"impl-Sub-for-Simd%3Cf32,+N%3E"],[1088,"impl-Sub-for-Simd%3Cf64,+N%3E"],[1089,"impl-Sub-for-Simd%3Cu64,+N%3E"],[1090,"impl-Sub-for-Simd%3Cu8,+N%3E"],[1091,"impl-Sub-for-Simd%3Ci32,+N%3E"],[1092,"impl-Sub-for-Simd%3Ci16,+N%3E"],[1093,"impl-Sub%3C%26Simd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[1094,"impl-Sub%3CSimd%3CT,+N%3E%3E-for-%26Simd%3CT,+N%3E"],[1096,"impl-Sum-for-Simd%3Ci16,+N%3E"],[1097,"impl-Sum-for-Simd%3Cu32,+N%3E"],[1098,"impl-Sum%3C%26Simd%3Cu16,+N%3E%3E-for-Simd%3Cu16,+N%3E"],[1099,"impl-Sum%3C%26Simd%3Ci16,+N%3E%3E-for-Simd%3Ci16,+N%3E"],[1100,"impl-Sum%3C%26Simd%3Ci8,+N%3E%3E-for-Simd%3Ci8,+N%3E"],[1101,"impl-Sum-for-Simd%3Ci32,+N%3E"],[1102,"impl-Sum-for-Simd%3Cisize,+N%3E"],[1103,"impl-Sum%3C%26Simd%3Ci32,+N%3E%3E-for-Simd%3Ci32,+N%3E"],[1104,"impl-Sum%3C%26Simd%3Ci64,+N%3E%3E-for-Simd%3Ci64,+N%3E"],[1105,"impl-Sum%3C%26Simd%3Cusize,+N%3E%3E-for-Simd%3Cusize,+N%3E"],[1106,"impl-Sum-for-Simd%3Ci64,+N%3E"],[1107,"impl-Sum-for-Simd%3Cf64,+N%3E"],[1108,"impl-Sum-for-Simd%3Cusize,+N%3E"],[1109,"impl-Sum-for-Simd%3Cu8,+N%3E"],[1110,"impl-Sum%3C%26Simd%3Cu8,+N%3E%3E-for-Simd%3Cu8,+N%3E"],[1111,"impl-Sum-for-Simd%3Ci8,+N%3E"],[1112,"impl-Sum-for-Simd%3Cu16,+N%3E"],[1113,"impl-Sum%3C%26Simd%3Cisize,+N%3E%3E-for-Simd%3Cisize,+N%3E"],[1114,"impl-Sum-for-Simd%3Cf32,+N%3E"],[1115,"impl-Sum%3C%26Simd%3Cf32,+N%3E%3E-for-Simd%3Cf32,+N%3E"],[1116,"impl-Sum%3C%26Simd%3Cu64,+N%3E%3E-for-Simd%3Cu64,+N%3E"],[1117,"impl-Sum%3C%26Simd%3Cu32,+N%3E%3E-for-Simd%3Cu32,+N%3E"],[1118,"impl-Sum-for-Simd%3Cu64,+N%3E"],[1119,"impl-Sum%3C%26Simd%3Cf64,+N%3E%3E-for-Simd%3Cf64,+N%3E"],[1120,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[1121,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[1122,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[1123,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[1124,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[1125,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[1126,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[1127,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[1128,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[1129,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[1140,"impl-ToBytes-for-Simd%3Ci8,+8%3E"],[1141,"impl-ToBytes-for-Simd%3Cisize,+1%3E"],[1142,"impl-ToBytes-for-Simd%3Ci16,+32%3E"],[1143,"impl-ToBytes-for-Simd%3Cu8,+4%3E"],[1144,"impl-ToBytes-for-Simd%3Cu8,+64%3E"],[1145,"impl-ToBytes-for-Simd%3Cu16,+4%3E"],[1146,"impl-ToBytes-for-Simd%3Cu8,+1%3E"],[1147,"impl-ToBytes-for-Simd%3Cusize,+1%3E"],[1148,"impl-ToBytes-for-Simd%3Ci64,+1%3E"],[1149,"impl-ToBytes-for-Simd%3Cu8,+8%3E"],[1150,"impl-ToBytes-for-Simd%3Cf32,+2%3E"],[1151,"impl-ToBytes-for-Simd%3Cu64,+1%3E"],[1152,"impl-ToBytes-for-Simd%3Cu16,+32%3E"],[1153,"impl-ToBytes-for-Simd%3Ci32,+4%3E"],[1154,"impl-ToBytes-for-Simd%3Ci16,+2%3E"],[1155,"impl-ToBytes-for-Simd%3Ci64,+8%3E"],[1156,"impl-ToBytes-for-Simd%3Cusize,+2%3E"],[1157,"impl-ToBytes-for-Simd%3Cf32,+8%3E"],[1158,"impl-ToBytes-for-Simd%3Cu8,+16%3E"],[1159,"impl-ToBytes-for-Simd%3Cu8,+2%3E"],[1160,"impl-ToBytes-for-Simd%3Cu16,+16%3E"],[1161,"impl-ToBytes-for-Simd%3Cu32,+2%3E"],[1162,"impl-ToBytes-for-Simd%3Ci16,+8%3E"],[1163,"impl-ToBytes-for-Simd%3Cu64,+4%3E"],[1164,"impl-ToBytes-for-Simd%3Cu32,+16%3E"],[1165,"impl-ToBytes-for-Simd%3Cu16,+2%3E"],[1166,"impl-ToBytes-for-Simd%3Ci32,+16%3E"],[1167,"impl-ToBytes-for-Simd%3Cusize,+8%3E"],[1168,"impl-ToBytes-for-Simd%3Cf64,+2%3E"],[1169,"impl-ToBytes-for-Simd%3Cu16,+8%3E"],[1170,"impl-ToBytes-for-Simd%3Ci8,+1%3E"],[1171,"impl-ToBytes-for-Simd%3Ci32,+1%3E"],[1172,"impl-ToBytes-for-Simd%3Ci16,+16%3E"],[1173,"impl-ToBytes-for-Simd%3Cisize,+8%3E"],[1174,"impl-ToBytes-for-Simd%3Cisize,+4%3E"],[1175,"impl-ToBytes-for-Simd%3Cu32,+4%3E"],[1176,"impl-ToBytes-for-Simd%3Ci32,+2%3E"],[1177,"impl-ToBytes-for-Simd%3Cu8,+32%3E"],[1178,"impl-ToBytes-for-Simd%3Ci8,+4%3E"],[1179,"impl-ToBytes-for-Simd%3Ci64,+4%3E"],[1180,"impl-ToBytes-for-Simd%3Ci8,+32%3E"],[1181,"impl-ToBytes-for-Simd%3Ci64,+2%3E"],[1182,"impl-ToBytes-for-Simd%3Cf32,+1%3E"],[1183,"impl-ToBytes-for-Simd%3Cu64,+8%3E"],[1184,"impl-ToBytes-for-Simd%3Ci16,+4%3E"],[1185,"impl-ToBytes-for-Simd%3Ci8,+64%3E"],[1186,"impl-ToBytes-for-Simd%3Cu32,+1%3E"],[1187,"impl-ToBytes-for-Simd%3Cu32,+8%3E"],[1188,"impl-ToBytes-for-Simd%3Cf64,+4%3E"],[1189,"impl-ToBytes-for-Simd%3Cusize,+4%3E"],[1190,"impl-ToBytes-for-Simd%3Ci32,+8%3E"],[1191,"impl-ToBytes-for-Simd%3Cu16,+1%3E"],[1192,"impl-ToBytes-for-Simd%3Cf32,+16%3E"],[1193,"impl-ToBytes-for-Simd%3Cisize,+2%3E"],[1194,"impl-ToBytes-for-Simd%3Cf64,+1%3E"],[1195,"impl-ToBytes-for-Simd%3Cu64,+2%3E"],[1196,"impl-ToBytes-for-Simd%3Ci16,+1%3E"],[1197,"impl-ToBytes-for-Simd%3Ci8,+16%3E"],[1198,"impl-ToBytes-for-Simd%3Cf32,+4%3E"],[1199,"impl-ToBytes-for-Simd%3Cf64,+8%3E"],[1200,"impl-ToBytes-for-Simd%3Ci8,+2%3E"],[1202,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[1203,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[1204,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[1205,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[1207,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[1208,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[1210,"impl-ToBytes-for-Simd%3Cisize,+8%3E"],[1211,"impl-ToBytes-for-Simd%3Cf32,+8%3E"],[1212,"impl-ToBytes-for-Simd%3Cf32,+2%3E"],[1213,"impl-ToBytes-for-Simd%3Cu16,+32%3E"],[1214,"impl-ToBytes-for-Simd%3Cu64,+1%3E"],[1215,"impl-ToBytes-for-Simd%3Ci8,+2%3E"],[1216,"impl-ToBytes-for-Simd%3Cisize,+4%3E"],[1217,"impl-ToBytes-for-Simd%3Cisize,+2%3E"],[1218,"impl-ToBytes-for-Simd%3Cf32,+4%3E"],[1219,"impl-ToBytes-for-Simd%3Cf32,+16%3E"],[1220,"impl-ToBytes-for-Simd%3Cu64,+2%3E"],[1221,"impl-ToBytes-for-Simd%3Ci16,+1%3E"],[1222,"impl-ToBytes-for-Simd%3Ci64,+8%3E"],[1223,"impl-ToBytes-for-Simd%3Ci8,+16%3E"],[1224,"impl-ToBytes-for-Simd%3Ci8,+64%3E"],[1225,"impl-ToBytes-for-Simd%3Ci16,+4%3E"],[1226,"impl-ToBytes-for-Simd%3Cu32,+8%3E"],[1227,"impl-ToBytes-for-Simd%3Cusize,+4%3E"],[1228,"impl-ToBytes-for-Simd%3Cf64,+4%3E"],[1229,"impl-ToBytes-for-Simd%3Ci64,+2%3E"],[1230,"impl-ToBytes-for-Simd%3Cf32,+1%3E"],[1231,"impl-ToBytes-for-Simd%3Cu32,+1%3E"],[1232,"impl-ToBytes-for-Simd%3Cu64,+8%3E"],[1233,"impl-ToBytes-for-Simd%3Ci32,+2%3E"],[1234,"impl-ToBytes-for-Simd%3Cu16,+2%3E"],[1235,"impl-ToBytes-for-Simd%3Ci32,+8%3E"],[1236,"impl-ToBytes-for-Simd%3Cu8,+32%3E"],[1237,"impl-ToBytes-for-Simd%3Ci8,+4%3E"],[1238,"impl-ToBytes-for-Simd%3Cf64,+2%3E"],[1239,"impl-ToBytes-for-Simd%3Cf64,+1%3E"],[1240,"impl-ToBytes-for-Simd%3Ci8,+32%3E"],[1241,"impl-ToBytes-for-Simd%3Cu64,+4%3E"],[1242,"impl-ToBytes-for-Simd%3Cusize,+8%3E"],[1243,"impl-ToBytes-for-Simd%3Cu32,+16%3E"],[1244,"impl-ToBytes-for-Simd%3Ci64,+4%3E"],[1245,"impl-ToBytes-for-Simd%3Cu32,+4%3E"],[1246,"impl-ToBytes-for-Simd%3Cu16,+1%3E"],[1247,"impl-ToBytes-for-Simd%3Ci32,+16%3E"],[1248,"impl-ToBytes-for-Simd%3Ci16,+16%3E"],[1249,"impl-ToBytes-for-Simd%3Ci8,+8%3E"],[1250,"impl-ToBytes-for-Simd%3Ci8,+1%3E"],[1251,"impl-ToBytes-for-Simd%3Cu32,+2%3E"],[1252,"impl-ToBytes-for-Simd%3Cu16,+8%3E"],[1253,"impl-ToBytes-for-Simd%3Ci16,+8%3E"],[1254,"impl-ToBytes-for-Simd%3Ci32,+4%3E"],[1255,"impl-ToBytes-for-Simd%3Ci16,+2%3E"],[1256,"impl-ToBytes-for-Simd%3Cu8,+1%3E"],[1257,"impl-ToBytes-for-Simd%3Ci16,+32%3E"],[1258,"impl-ToBytes-for-Simd%3Cu16,+16%3E"],[1259,"impl-ToBytes-for-Simd%3Cisize,+1%3E"],[1260,"impl-ToBytes-for-Simd%3Cu8,+2%3E"],[1261,"impl-ToBytes-for-Simd%3Cu8,+64%3E"],[1262,"impl-ToBytes-for-Simd%3Cu8,+16%3E"],[1263,"impl-ToBytes-for-Simd%3Ci64,+1%3E"],[1264,"impl-ToBytes-for-Simd%3Cu16,+4%3E"],[1265,"impl-ToBytes-for-Simd%3Cu8,+4%3E"],[1266,"impl-ToBytes-for-Simd%3Cusize,+2%3E"],[1267,"impl-ToBytes-for-Simd%3Ci32,+1%3E"],[1268,"impl-ToBytes-for-Simd%3Cusize,+1%3E"],[1269,"impl-ToBytes-for-Simd%3Cu8,+8%3E"],[1270,"impl-ToBytes-for-Simd%3Cf64,+8%3E"],[1272,"impl-ToBytes-for-Simd%3Cu32,+4%3E"],[1273,"impl-ToBytes-for-Simd%3Cu16,+1%3E"],[1274,"impl-ToBytes-for-Simd%3Ci32,+4%3E"],[1275,"impl-ToBytes-for-Simd%3Ci32,+1%3E"],[1276,"impl-ToBytes-for-Simd%3Cu8,+8%3E"],[1277,"impl-ToBytes-for-Simd%3Cu8,+2%3E"],[1278,"impl-ToBytes-for-Simd%3Ci64,+1%3E"],[1279,"impl-ToBytes-for-Simd%3Ci16,+32%3E"],[1280,"impl-ToBytes-for-Simd%3Cu8,+1%3E"],[1281,"impl-ToBytes-for-Simd%3Cu16,+4%3E"],[1282,"impl-ToBytes-for-Simd%3Cf32,+2%3E"],[1283,"impl-ToBytes-for-Simd%3Cusize,+1%3E"],[1284,"impl-ToBytes-for-Simd%3Cusize,+2%3E"],[1285,"impl-ToBytes-for-Simd%3Ci64,+4%3E"],[1286,"impl-ToBytes-for-Simd%3Cf32,+8%3E"],[1287,"impl-ToBytes-for-Simd%3Ci32,+8%3E"],[1288,"impl-ToBytes-for-Simd%3Ci16,+2%3E"],[1289,"impl-ToBytes-for-Simd%3Cu8,+4%3E"],[1290,"impl-ToBytes-for-Simd%3Ci16,+8%3E"],[1291,"impl-ToBytes-for-Simd%3Cu16,+8%3E"],[1292,"impl-ToBytes-for-Simd%3Cu16,+16%3E"],[1293,"impl-ToBytes-for-Simd%3Cu32,+16%3E"],[1294,"impl-ToBytes-for-Simd%3Ci8,+1%3E"],[1295,"impl-ToBytes-for-Simd%3Cu32,+2%3E"],[1296,"impl-ToBytes-for-Simd%3Cisize,+8%3E"],[1297,"impl-ToBytes-for-Simd%3Ci8,+8%3E"],[1298,"impl-ToBytes-for-Simd%3Cisize,+4%3E"],[1299,"impl-ToBytes-for-Simd%3Cf64,+8%3E"],[1300,"impl-ToBytes-for-Simd%3Cu8,+16%3E"],[1301,"impl-ToBytes-for-Simd%3Ci32,+16%3E"],[1302,"impl-ToBytes-for-Simd%3Cu8,+64%3E"],[1303,"impl-ToBytes-for-Simd%3Cu16,+2%3E"],[1304,"impl-ToBytes-for-Simd%3Cu64,+4%3E"],[1305,"impl-ToBytes-for-Simd%3Ci32,+2%3E"],[1306,"impl-ToBytes-for-Simd%3Cf64,+2%3E"],[1307,"impl-ToBytes-for-Simd%3Cusize,+8%3E"],[1308,"impl-ToBytes-for-Simd%3Cu8,+32%3E"],[1309,"impl-ToBytes-for-Simd%3Ci8,+32%3E"],[1310,"impl-ToBytes-for-Simd%3Ci64,+2%3E"],[1311,"impl-ToBytes-for-Simd%3Cu32,+1%3E"],[1312,"impl-ToBytes-for-Simd%3Ci16,+4%3E"],[1313,"impl-ToBytes-for-Simd%3Ci8,+4%3E"],[1314,"impl-ToBytes-for-Simd%3Cu64,+8%3E"],[1315,"impl-ToBytes-for-Simd%3Cf32,+1%3E"],[1316,"impl-ToBytes-for-Simd%3Cf64,+1%3E"],[1317,"impl-ToBytes-for-Simd%3Ci8,+64%3E"],[1318,"impl-ToBytes-for-Simd%3Cu32,+8%3E"],[1319,"impl-ToBytes-for-Simd%3Ci8,+2%3E"],[1320,"impl-ToBytes-for-Simd%3Cf32,+16%3E"],[1321,"impl-ToBytes-for-Simd%3Cu64,+2%3E"],[1322,"impl-ToBytes-for-Simd%3Ci8,+16%3E"],[1323,"impl-ToBytes-for-Simd%3Cu64,+1%3E"],[1324,"impl-ToBytes-for-Simd%3Cusize,+4%3E"],[1325,"impl-ToBytes-for-Simd%3Cf64,+4%3E"],[1326,"impl-ToBytes-for-Simd%3Cisize,+2%3E"],[1327,"impl-ToBytes-for-Simd%3Ci16,+1%3E"],[1328,"impl-ToBytes-for-Simd%3Cf32,+4%3E"],[1329,"impl-ToBytes-for-Simd%3Cisize,+1%3E"],[1330,"impl-ToBytes-for-Simd%3Ci16,+16%3E"],[1331,"impl-ToBytes-for-Simd%3Cu16,+32%3E"],[1332,"impl-ToBytes-for-Simd%3Ci64,+8%3E"],[1333,"impl-SimdFloat-for-Simd%3Cf32,+N%3E"],[1334,"impl-SimdFloat-for-Simd%3Cf64,+N%3E"],[1335,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[1336,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[1337,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[1338,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[1339,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[1340,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[1341,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[1342,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[1343,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[1344,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[1345,"impl-SimdInt-for-Simd%3Ci32,+N%3E"],[1346,"impl-SimdInt-for-Simd%3Cisize,+N%3E"],[1347,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[1348,"impl-SimdInt-for-Simd%3Ci16,+N%3E"],[1349,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[1350,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[1351,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[1352,"impl-SimdInt-for-Simd%3Ci64,+N%3E"],[1353,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[1354,"impl-SimdInt-for-Simd%3Ci8,+N%3E"],[1358,"impl-TryFrom%3C%26%5BT%5D%3E-for-Simd%3CT,+N%3E"],[1359,"impl-TryFrom%3C%26mut+%5BT%5D%3E-for-Simd%3CT,+N%3E"],[1401,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[1402,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[1403,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[1404,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[1405,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[1406,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[1407,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[1408,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[1409,"impl-SimdUint-for-Simd%3Cu16,+N%3E"],[1410,"impl-SimdUint-for-Simd%3Cusize,+N%3E"],[1411,"impl-SimdUint-for-Simd%3Cu8,+N%3E"],[1412,"impl-SimdUint-for-Simd%3Cu64,+N%3E"],[1413,"impl-SimdUint-for-Simd%3Cu32,+N%3E"],[1414,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[1415,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"],[1416,"impl-SimdMutPtr-for-Simd%3C*mut+T,+N%3E"],[1417,"impl-SimdConstPtr-for-Simd%3C*const+T,+N%3E"]],"c":"OjAAAAAAAAA=","e":"OzAAAAEAAC4FIgAQABgALAABAC8APQBuABEAgQAAAIcAAwCNABMAsgAAALUAEQDIAAMAzQAjAPQAPAAyAQEANwE8AHUBPAC5AQAA1gEBAN0BGQD+ARMAPAIiAGACAQBjAhcAfAJfAOACCQDuAh0AFQMdATkEMQB1BDwAswQDALgEAQC7BDwA+QRdAHoFEADkBYEA"}],\
 ["std_float",{"t":"KNMMMNMMNMMNNMNN","n":["StdFloat","ceil","cos","exp","exp2","floor","fract","ln","log","log10","log2","mul_add","round","sin","sqrt","trunc"],"q":[[0,"std_float"]],"i":[0,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1],"f":"`{bb}000000{{bb}b}11{{bbb}b}2222","D":"B`","p":[[10,"StdFloat",0]],"r":[],"b":[],"c":"OjAAAAAAAAA=","e":"OjAAAAEAAAAAAAAAEAAAAAAA"}],\
 ["test_helpers",{"t":"KRCCMHQCHHHHHHHHQQHHHHFFNNNNNNNNNNNNNNNNNNNNNNNNNKMMKHNH","n":["DefaultStrategy","Strategy","array","biteq","default_strategy","make_runner","prop_assert_biteq","subnormals","test_1","test_2","test_3","test_binary_elementwise","test_binary_elementwise_flush_subnormals","test_binary_mask_elementwise","test_binary_scalar_lhs_elementwise","test_binary_scalar_rhs_elementwise","test_lanes","test_lanes_panic","test_ternary_elementwise","test_unary_elementwise","test_unary_elementwise_flush_subnormals","test_unary_mask_elementwise","ArrayValueTree","UniformArrayStrategy","borrow","borrow","borrow_mut","borrow_mut","clone","clone_into","complicate","current","fmt","from","from","into","into","new","new_tree","simplify","to_owned","try_from","try_from","try_into","try_into","type_id","type_id","vzip","vzip","BitEq","biteq","fmt","FlushSubnormals","flush","flush","flush_in"],"q":[[0,"test_helpers"],[22,"test_helpers::array"],[49,"test_helpers::biteq"],[52,"test_helpers::subnormals"],[56,"proptest::test_runner::runner"],[57,"core::ops::function"],[58,"core::clone"],[59,"proptest::strategy::traits"],[60,"core::fmt"],[61,"core::result"],[62,"core::any"]],"i":[0,20,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,4,7,4,4,4,7,7,4,7,4,7,4,4,4,7,4,7,4,7,4,7,4,7,4,0,18,18,0,0,19,0],"f":"````{{}c{}}{{}b}``{df}00{{ddd}f}0000``0000``{ce{}{}}000{{{h{ce}}}{{h{ce}}}jj}{{ce}f{}{}}{{{n{{l{c}}}}}A`Ab}{{{n{{l{c}}}}}eAb{}}{{{h{ce}}Ad}AfAhAh}{cc{}}066{c{{h{ce}}}{}{}}{{{h{e{l{c}}}}b}{{Aj{{h{e{l{c}}}}}}}Ah{{An{}{{Al{c}}}}}}58{c{{B`{e}}}{}{}}000{cBb{}}0::`{{BdBd}A`}{{BdAd}Af}`{ccBf}{BfBf}1","D":"Bj","p":[[5,"TestRunner",56],[10,"Fn",57],[1,"unit"],[5,"UniformArrayStrategy",22],[10,"Clone",58],[1,"array"],[5,"ArrayValueTree",22],[1,"bool"],[10,"ValueTree",59],[5,"Formatter",60],[8,"Result",60],[10,"Debug",60],[8,"NewTree",59],[17,"Value"],[10,"Strategy",59],[6,"Result",61],[5,"TypeId",62],[10,"BitEq",49],[10,"FlushSubnormals",52],[10,"DefaultStrategy",0]],"r":[],"b":[],"c":"OjAAAAAAAAA=","e":"OzAAAAEAACMABQAAAAAAAgAAAAUAAwAXAAoAJgASAA=="}]\
 ]'));
diff --git a/search.desc/core_simd/core_simd-desc-0-.js b/search.desc/core_simd/core_simd-desc-0-.js
index 0a5b60a29eb..e67d89a49d4 100644
--- a/search.desc/core_simd/core_simd-desc-0-.js
+++ b/search.desc/core_simd/core_simd-desc-0-.js
@@ -1 +1 @@
-searchState.loadedDescShard("core_simd", 0, "Portable SIMD module.\nPortable SIMD module.\nThe number of bytes in a bitmask with this many lanes.\nThis type, reinterpreted as bytes.\nMap from the elements of the input vector to the output …\nNumber of elements in this vector.\nSpecifies the number of lanes in a SIMD vector as a type.\nA SIMD vector mask for N elements of width specified by …\nThe mask element type corresponding to this element type.\nMarker trait for types that may be used as SIMD mask …\nA SIMD vector with the shape of [T; N] but the operations …\nSupporting trait for Simd::cast.  Typically doesn’t need …\nMarker trait for types that may be used as SIMD vector …\nStatically guarantees that a lane count is marked as …\nCreate a vector from the elements of another vector.\nConvert SIMD vectors to vectors of bytes\nReturns true if all elements are set, or false otherwise.\nReturns true if any element is set, or false otherwise.\nReturns an array reference containing the entire SIMD …\nReturns a mutable array reference containing the entire …\nConverts the mask to a mask of any other element size.\nTraits for comparing and ordering vectors.\nCreate a new vector from the elements of first and second.\nCreate a new vector from the elements of first and second.\nCreate a new mask from the elements of first and second.\nCreate a new mask from the elements of first and second.\nWrites a SIMD vector to the first N elements of a slice.\nDeinterleave two vectors.\nA SIMD vector with one element of type f32.\nA SIMD vector with 16 elements of type f32.\nA SIMD vector with two elements of type f32.\nA SIMD vector with 32 elements of type f32.\nA SIMD vector with four elements of type f32.\nA SIMD vector with 64 elements of type f32.\nA SIMD vector with eight elements of type f32.\nA SIMD vector with one element of type f64.\nA SIMD vector with 16 elements of type f64.\nA SIMD vector with two elements of type f64.\nA SIMD vector with 32 elements of type f64.\nA SIMD vector with four elements of type f64.\nA SIMD vector with 64 elements of type f64.\nA SIMD vector with eight elements of type f64.\nFind the index of the first set element.\nA Simd<T, N> has a debug format like the one for [T]:\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nConverts an array of bools to a SIMD mask.\nConverts an array to a SIMD vector.\nCreate an integer value from its representation as a byte …\nCreate a mask from a bitmask.\nCreate a mask from a bitmask vector.\nConverts a vector of integers to a mask, where 0 …\nConverts a vector of integers to a mask, where 0 …\nCreate an integer value from its representation as a byte …\nCreate a native endian integer value from its memory …\nConverts a slice to a SIMD vector containing slice[..N].\nReads from potentially discontiguous indices in slice to …\nReads from indices in slice to construct a SIMD vector. If …\nRead elementwise from pointers into a SIMD vector.\nReads from indices in slice to construct a SIMD vector. …\nConditionally read elementwise from pointers into a SIMD …\nReads from indices in slice to construct a SIMD vector. …\nA SIMD vector with one element of type i16.\nA SIMD vector with 16 elements of type i16.\nA SIMD vector with two elements of type i16.\nA SIMD vector with 32 elements of type i16.\nA SIMD vector with four elements of type i16.\nA SIMD vector with 64 elements of type i16.\nA SIMD vector with eight elements of type i16.\nA SIMD vector with one element of type i32.\nA SIMD vector with 16 elements of type i32.\nA SIMD vector with two elements of type i32.\nA SIMD vector with 32 elements of type i32.\nA SIMD vector with four elements of type i32.\nA SIMD vector with 64 elements of type i32.\nA SIMD vector with eight elements of type i32.\nA SIMD vector with one element of type i64.\nA SIMD vector with 16 elements of type i64.\nA SIMD vector with two elements of type i64.\nA SIMD vector with 32 elements of type i64.\nA SIMD vector with four elements of type i64.\nA SIMD vector with 64 elements of type i64.\nA SIMD vector with eight elements of type i64.\nA SIMD vector with one element of type i8.\nA SIMD vector with 16 elements of type i8.\nA SIMD vector with two elements of type i8.\nA SIMD vector with 32 elements of type i8.\nA SIMD vector with four elements of type i8.\nA SIMD vector with 64 elements of type i8.\nA SIMD vector with eight elements of type i8.\nInterleave two vectors.\nCalls U::from(self).\nCalls U::from(self).\nCalls U::from(self).\nA SIMD vector with one element of type isize.\nA SIMD vector with 16 elements of type isize.\nA SIMD vector with two elements of type isize.\nA SIMD vector with 32 elements of type isize.\nA SIMD vector with four elements of type isize.\nA SIMD vector with 64 elements of type isize.\nA SIMD vector with eight elements of type isize.\nReturns the number of elements in this SIMD vector.\nReads contiguous elements from slice. Elements are read so …\nReads contiguous elements from slice. Elements are read so …\nReads contiguous elements from slice. Each element is read …\nReads contiguous elements from slice. Each element is read …\nReads contiguous elements starting at ptr. Each element is …\nReads contiguous elements from slice. Each element is read …\nA SIMD mask with one element for vectors with 16-bit …\nA SIMD mask with 16 elements for vectors with 16-bit …\nA SIMD mask with two elements for vectors with 16-bit …\nA SIMD mask with 32 elements for vectors with 16-bit …\nA SIMD mask with four elements for vectors with 16-bit …\nA SIMD mask with 64 elements for vectors with 16-bit …\nA SIMD mask with eight elements for vectors with 16-bit …\nA SIMD mask with one element for vectors with 32-bit …\nA SIMD mask with 16 elements for vectors with 32-bit …\nA SIMD mask with two elements for vectors with 32-bit …\nA SIMD mask with 32 elements for vectors with 32-bit …\nA SIMD mask with four elements for vectors with 32-bit …\nA SIMD mask with 64 elements for vectors with 32-bit …\nA SIMD mask with eight elements for vectors with 32-bit …\nA SIMD mask with one element for vectors with 64-bit …\nA SIMD mask with 16 elements for vectors with 64-bit …\nA SIMD mask with two elements for vectors with 64-bit …\nA SIMD mask with 32 elements for vectors with 64-bit …\nA SIMD mask with four elements for vectors with 64-bit …\nA SIMD mask with 64 elements for vectors with 64-bit …\nA SIMD mask with eight elements for vectors with 64-bit …\nA SIMD mask with one element for vectors with 8-bit …\nA SIMD mask with 16 elements for vectors with 8-bit …\nA SIMD mask with two elements for vectors with 8-bit …\nA SIMD mask with 32 elements for vectors with 8-bit …\nA SIMD mask with four elements for vectors with 8-bit …\nA SIMD mask with 64 elements for vectors with 8-bit …\nA SIMD mask with eight elements for vectors with 8-bit …\nA SIMD mask with one element for vectors with …\nA SIMD mask with 16 elements for vectors with …\nA SIMD mask with two elements for vectors with …\nA SIMD mask with 32 elements for vectors with …\nA SIMD mask with four elements for vectors with …\nA SIMD mask with 64 elements for vectors with …\nA SIMD mask with eight elements for vectors with …\nTraits for vectors with numeric elements.\nThe portable SIMD prelude.\nTraits for vectors of pointers.\nResize a vector.\nReverse the order of the elements in the vector.\nRotates the vector such that the first OFFSET elements of …\nRotates the vector such that the first self.len() - OFFSET …\nWrites the values in a SIMD vector to potentially …\nWrite pointers elementwise into a SIMD vector.\nWrites values from a SIMD vector to multiple potentially …\nConditionally write pointers elementwise into a SIMD …\nWrites values from a SIMD vector to multiple potentially …\nChoose elements from two vectors.\nChoose elements from two masks.\nSets the value of the specified element.\nSets the value of the specified element.\nConstructs a new SIMD vector by copying elements from …\nConstruct a mask by setting all elements to the given …\nConstructs a new SIMD vector with all elements set to the …\nConditionally write contiguous elements to slice. The …\nConditionally write contiguous elements starting from ptr. …\nConditionally write contiguous elements to slice. The …\nCreate a new vector from the elements of vector.\nCreate a new vector from the elements of vector.\nSwizzle a vector of bytes according to the index vector. …\nCreate a new mask from the elements of mask.\nCreate a new mask from the elements of mask.\nTests the value of the specified element.\nTests the value of the specified element.\nConverts a SIMD mask to an array of bools.\nConverts a SIMD vector to an array.\nReturn the memory representation of this integer as a byte …\nCreate a bitmask from a mask.\nCreate a bitmask vector from a mask.\nConverts the mask to a vector of integers, where 0 …\nReturn the memory representation of this integer as a byte …\nReturn the memory representation of this integer as a byte …\nA SIMD vector with one element of type u16.\nA SIMD vector with 16 elements of type u16.\nA SIMD vector with two elements of type u16.\nA SIMD vector with 32 elements of type u16.\nA SIMD vector with four elements of type u16.\nA SIMD vector with 64 elements of type u16.\nA SIMD vector with eight elements of type u16.\nA SIMD vector with one element of type u32.\nA SIMD vector with 16 elements of type u32.\nA SIMD vector with two elements of type u32.\nA SIMD vector with 32 elements of type u32.\nA SIMD vector with four elements of type u32.\nA SIMD vector with 64 elements of type u32.\nA SIMD vector with eight elements of type u32.\nA SIMD vector with one element of type u64.\nA SIMD vector with 16 elements of type u64.\nA SIMD vector with two elements of type u64.\nA SIMD vector with 32 elements of type u64.\nA SIMD vector with four elements of type u64.\nA SIMD vector with 64 elements of type u64.\nA SIMD vector with eight elements of type u64.\nA SIMD vector with one element of type u8.\nA SIMD vector with 16 elements of type u8.\nA SIMD vector with two elements of type u8.\nA SIMD vector with 32 elements of type u8.\nA SIMD vector with four elements of type u8.\nA SIMD vector with 64 elements of type u8.\nA SIMD vector with eight elements of type u8.\nA SIMD vector with one element of type usize.\nA SIMD vector with 16 elements of type usize.\nA SIMD vector with two elements of type usize.\nA SIMD vector with 32 elements of type usize.\nA SIMD vector with four elements of type usize.\nA SIMD vector with 64 elements of type usize.\nA SIMD vector with eight elements of type usize.\nThe mask type returned by each comparison.\nParallel Ord.\nParallel PartialEq.\nParallel PartialOrd.\nRestrict each element to a certain interval.\nTest if each element is equal to the corresponding element …\nTest if each element is greater than or equal to the …\nTest if each element is greater than the corresponding …\nTest if each element is less than or equal to the …\nTest if each element is less than the corresponding …\nReturns the element-wise maximum with other.\nReturns the element-wise minimum with other.\nTest if each element is equal to the corresponding element …\nBit representation of this SIMD vector type.\nA SIMD vector with a different element type.\nA SIMD vector with a different element type.\nA SIMD vector with a different element type.\nMask type used for manipulating this SIMD vector type.\nMask type used for manipulating this SIMD vector type.\nScalar type contained by this SIMD vector type.\nScalar type contained by this SIMD vector type.\nScalar type contained by this SIMD vector type.\nOperations on SIMD vectors of floats.\nOperations on SIMD vectors of signed integers.\nOperations on SIMD vectors of unsigned integers.\nA SIMD vector of unsigned integers with the same element …\nProduces a vector where every element has the absolute …\nLanewise absolute value, implemented in Rust. Every …\nPerforms elementwise conversion of this vector’s …\nPerforms elementwise conversion of this vector’s …\nPerforms elementwise conversion of this vector’s …\nReturns each element with the magnitude of self and the …\nRaw transmutation from an unsigned integer vector type …\nReturns true for each element if its value is neither …\nReturns true for each element if its value is positive …\nReturns true for each element if its value is NaN.\nReturns true for each negative element and false if it is …\nReturns true for each element if its value is neither …\nReturns true for each positive element and false if it is …\nReturns true for each element if it has a negative sign, …\nReturns true for each element if it has a positive sign, …\nReturns true for each element if its value is subnormal.\nReturns the number of leading ones in the binary …\nReturns the number of leading ones in the binary …\nReturns the number of leading zeros in the binary …\nReturns the number of leading zeros in the binary …\nTakes the reciprocal (inverse) of each element, 1/x.\nReturns the cumulative bitwise “and” across the …\nReturns the cumulative bitwise “and” across the …\nReturns the maximum element in the vector.\nReturns the maximum element in the vector.\nReturns the maximum element in the vector.\nReturns the minimum element in the vector.\nReturns the minimum element in the vector.\nReturns the minimum element in the vector.\nReturns the cumulative bitwise “or” across the …\nReturns the cumulative bitwise “or” across the …\nReducing multiply.  Returns the product of the elements of …\nReturns the product of the elements of the vector, with …\nReturns the product of the elements of the vector, with …\nReturns the sum of the elements of the vector.\nReturns the sum of the elements of the vector, with …\nReturns the sum of the elements of the vector, with …\nReturns the cumulative bitwise “xor” across the …\nReturns the cumulative bitwise “xor” across the …\nReverses the order of bits in each elemnent. The least …\nReverses the order of bits in each elemnent. The least …\nLanewise saturating absolute value, implemented in Rust. …\nLanewise saturating add.\nLanewise saturating add.\nLanewise saturating negation, implemented in Rust. As …\nLanewise saturating subtract.\nLanewise saturating subtract.\nReplaces each element with a number that represents its …\nReturns numbers representing the sign of each element.\nRestrict each element to a certain interval unless it is …\nReturns the maximum of each element.\nReturns the minimum of each element.\nReverses the byte order of each element.\nReverses the byte order of each element.\nRaw transmutation to an unsigned integer vector type with …\nConverts each element from radians to degrees.\nRounds toward zero and converts to the same-width integer …\nConverts each element from degrees to radians.\nReturns the number of trailing ones in the binary …\nReturns the number of trailing ones in the binary …\nReturns the number of trailing zeros in the binary …\nReturns the number of trailing zeros in the binary …\nWrapping negation.\nVector of const pointers with the same number of elements.\nVector of const pointers with the same number of elements.\nVector of constant pointers to the same type.\nVector of isize with the same number of elements.\nVector of isize with the same number of elements.\nMask type used for manipulating this SIMD vector type.\nMask type used for manipulating this SIMD vector type.\nVector of mutable pointers to the same type.\nOperations on SIMD vectors of constant pointers.\nOperations on SIMD vectors of mutable pointers.\nVector of usize with the same number of elements.\nVector of usize with the same number of elements.\nGets the “address” portion of the pointer.\nGets the “address” portion of the pointer.\nCasts to a pointer of another type.\nCasts to a pointer of another type.\nChanges constness without changing the type.\nChanges constness without changing the type.\nExposes the “provenance” part of the pointer for …\nExposes the “provenance” part of the pointer for …\nReturns true for each element that is null.\nReturns true for each element that is null.\nCreates a new pointer with the given address.\nCreates a new pointer with the given address.\nConvert an address back to a pointer, picking up a …\nConvert an address back to a pointer, picking up a …\nConvert an address to a pointer without giving it any …\nConvert an address to a pointer without giving it any …\nCalculates the offset from a pointer using wrapping …\nCalculates the offset from a pointer using wrapping …\nCalculates the offset from a pointer using wrapping …\nCalculates the offset from a pointer using wrapping …\nCalculates the offset from a pointer using wrapping …\nCalculates the offset from a pointer using wrapping …")
\ No newline at end of file
+searchState.loadedDescShard("core_simd", 0, "Portable SIMD module.\nPortable SIMD module.\nThe number of bytes in a bitmask with this many lanes.\nThis type, reinterpreted as bytes.\nMap from the elements of the input vector to the output …\nNumber of elements in this vector.\nSpecifies the number of lanes in a SIMD vector as a type.\nA SIMD vector mask for N elements of width specified by …\nThe mask element type corresponding to this element type.\nMarker trait for types that may be used as SIMD mask …\nA SIMD vector with the shape of [T; N] but the operations …\nSupporting trait for Simd::cast.  Typically doesn’t need …\nMarker trait for types that may be used as SIMD vector …\nStatically guarantees that a lane count is marked as …\nCreate a vector from the elements of another vector.\nConvert SIMD vectors to vectors of bytes\nReturns true if all elements are set, or false otherwise.\nReturns true if any element is set, or false otherwise.\nReturns an array reference containing the entire SIMD …\nReturns a mutable array reference containing the entire …\nConverts the mask to a mask of any other element size.\nTraits for comparing and ordering vectors.\nCreate a new vector from the elements of first and second.\nCreate a new vector from the elements of first and second.\nCreate a new mask from the elements of first and second.\nCreate a new mask from the elements of first and second.\nWrites a SIMD vector to the first N elements of a slice.\nDeinterleave two masks.\nDeinterleave two vectors.\nExtract a vector from another vector.\nExtract a vector from another vector.\nA SIMD vector with one element of type f32.\nA SIMD vector with 16 elements of type f32.\nA SIMD vector with two elements of type f32.\nA SIMD vector with 32 elements of type f32.\nA SIMD vector with four elements of type f32.\nA SIMD vector with 64 elements of type f32.\nA SIMD vector with eight elements of type f32.\nA SIMD vector with one element of type f64.\nA SIMD vector with 16 elements of type f64.\nA SIMD vector with two elements of type f64.\nA SIMD vector with 32 elements of type f64.\nA SIMD vector with four elements of type f64.\nA SIMD vector with 64 elements of type f64.\nA SIMD vector with eight elements of type f64.\nFind the index of the first set element.\nA Simd<T, N> has a debug format like the one for [T]:\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nConverts an array of bools to a SIMD mask.\nConverts an array to a SIMD vector.\nCreate an integer value from its representation as a byte …\nCreate a mask from a bitmask.\nConverts a vector of integers to a mask, where 0 …\nConverts a vector of integers to a mask, where 0 …\nCreate an integer value from its representation as a byte …\nCreate a native endian integer value from its memory …\nConverts a slice to a SIMD vector containing slice[..N].\nReads from potentially discontiguous indices in slice to …\nReads from indices in slice to construct a SIMD vector. If …\nRead elementwise from pointers into a SIMD vector.\nReads from indices in slice to construct a SIMD vector. …\nConditionally read elementwise from pointers into a SIMD …\nReads from indices in slice to construct a SIMD vector. …\nA SIMD vector with one element of type i16.\nA SIMD vector with 16 elements of type i16.\nA SIMD vector with two elements of type i16.\nA SIMD vector with 32 elements of type i16.\nA SIMD vector with four elements of type i16.\nA SIMD vector with 64 elements of type i16.\nA SIMD vector with eight elements of type i16.\nA SIMD vector with one element of type i32.\nA SIMD vector with 16 elements of type i32.\nA SIMD vector with two elements of type i32.\nA SIMD vector with 32 elements of type i32.\nA SIMD vector with four elements of type i32.\nA SIMD vector with 64 elements of type i32.\nA SIMD vector with eight elements of type i32.\nA SIMD vector with one element of type i64.\nA SIMD vector with 16 elements of type i64.\nA SIMD vector with two elements of type i64.\nA SIMD vector with 32 elements of type i64.\nA SIMD vector with four elements of type i64.\nA SIMD vector with 64 elements of type i64.\nA SIMD vector with eight elements of type i64.\nA SIMD vector with one element of type i8.\nA SIMD vector with 16 elements of type i8.\nA SIMD vector with two elements of type i8.\nA SIMD vector with 32 elements of type i8.\nA SIMD vector with four elements of type i8.\nA SIMD vector with 64 elements of type i8.\nA SIMD vector with eight elements of type i8.\nInterleave two masks.\nInterleave two vectors.\nCalls U::from(self).\nCalls U::from(self).\nCalls U::from(self).\nA SIMD vector with one element of type isize.\nA SIMD vector with 16 elements of type isize.\nA SIMD vector with two elements of type isize.\nA SIMD vector with 32 elements of type isize.\nA SIMD vector with four elements of type isize.\nA SIMD vector with 64 elements of type isize.\nA SIMD vector with eight elements of type isize.\nReturns the number of elements in this SIMD vector.\nReads contiguous elements from slice. Elements are read so …\nReads contiguous elements from slice. Elements are read so …\nReads contiguous elements from slice. Each element is read …\nReads contiguous elements from slice. Each element is read …\nReads contiguous elements starting at ptr. Each element is …\nReads contiguous elements from slice. Each element is read …\nA SIMD mask with one element for vectors with 16-bit …\nA SIMD mask with 16 elements for vectors with 16-bit …\nA SIMD mask with two elements for vectors with 16-bit …\nA SIMD mask with 32 elements for vectors with 16-bit …\nA SIMD mask with four elements for vectors with 16-bit …\nA SIMD mask with 64 elements for vectors with 16-bit …\nA SIMD mask with eight elements for vectors with 16-bit …\nA SIMD mask with one element for vectors with 32-bit …\nA SIMD mask with 16 elements for vectors with 32-bit …\nA SIMD mask with two elements for vectors with 32-bit …\nA SIMD mask with 32 elements for vectors with 32-bit …\nA SIMD mask with four elements for vectors with 32-bit …\nA SIMD mask with 64 elements for vectors with 32-bit …\nA SIMD mask with eight elements for vectors with 32-bit …\nA SIMD mask with one element for vectors with 64-bit …\nA SIMD mask with 16 elements for vectors with 64-bit …\nA SIMD mask with two elements for vectors with 64-bit …\nA SIMD mask with 32 elements for vectors with 64-bit …\nA SIMD mask with four elements for vectors with 64-bit …\nA SIMD mask with 64 elements for vectors with 64-bit …\nA SIMD mask with eight elements for vectors with 64-bit …\nA SIMD mask with one element for vectors with 8-bit …\nA SIMD mask with 16 elements for vectors with 8-bit …\nA SIMD mask with two elements for vectors with 8-bit …\nA SIMD mask with 32 elements for vectors with 8-bit …\nA SIMD mask with four elements for vectors with 8-bit …\nA SIMD mask with 64 elements for vectors with 8-bit …\nA SIMD mask with eight elements for vectors with 8-bit …\nA SIMD mask with one element for vectors with …\nA SIMD mask with 16 elements for vectors with …\nA SIMD mask with two elements for vectors with …\nA SIMD mask with 32 elements for vectors with …\nA SIMD mask with four elements for vectors with …\nA SIMD mask with 64 elements for vectors with …\nA SIMD mask with eight elements for vectors with …\nTraits for vectors with numeric elements.\nThe portable SIMD prelude.\nTraits for vectors of pointers.\nResize a mask.\nResize a vector.\nReverse the order of the elements in the mask.\nReverse the order of the elements in the vector.\nRotates the mask such that the first OFFSET elements of …\nRotates the vector such that the first OFFSET elements of …\nRotates the mask such that the first self.len() - OFFSET …\nRotates the vector such that the first self.len() - OFFSET …\nWrites the values in a SIMD vector to potentially …\nWrite pointers elementwise into a SIMD vector.\nWrites values from a SIMD vector to multiple potentially …\nConditionally write pointers elementwise into a SIMD …\nWrites values from a SIMD vector to multiple potentially …\nChoose elements from two vectors.\nChoose elements from two masks.\nSets the value of the specified element.\nSets the value of the specified element.\nConstructs a new SIMD vector by copying elements from …\nConstruct a mask by setting all elements to the given …\nConstructs a new SIMD vector with all elements set to the …\nConditionally write contiguous elements to slice. The …\nConditionally write contiguous elements starting from ptr. …\nConditionally write contiguous elements to slice. The …\nCreate a new vector from the elements of vector.\nCreate a new vector from the elements of vector.\nSwizzle a vector of bytes according to the index vector. …\nCreate a new mask from the elements of mask.\nCreate a new mask from the elements of mask.\nTests the value of the specified element.\nTests the value of the specified element.\nConverts a SIMD mask to an array of bools.\nConverts a SIMD vector to an array.\nReturn the memory representation of this integer as a byte …\nCreate a bitmask from a mask.\nConverts the mask to a vector of integers, where 0 …\nReturn the memory representation of this integer as a byte …\nReturn the memory representation of this integer as a byte …\nA SIMD vector with one element of type u16.\nA SIMD vector with 16 elements of type u16.\nA SIMD vector with two elements of type u16.\nA SIMD vector with 32 elements of type u16.\nA SIMD vector with four elements of type u16.\nA SIMD vector with 64 elements of type u16.\nA SIMD vector with eight elements of type u16.\nA SIMD vector with one element of type u32.\nA SIMD vector with 16 elements of type u32.\nA SIMD vector with two elements of type u32.\nA SIMD vector with 32 elements of type u32.\nA SIMD vector with four elements of type u32.\nA SIMD vector with 64 elements of type u32.\nA SIMD vector with eight elements of type u32.\nA SIMD vector with one element of type u64.\nA SIMD vector with 16 elements of type u64.\nA SIMD vector with two elements of type u64.\nA SIMD vector with 32 elements of type u64.\nA SIMD vector with four elements of type u64.\nA SIMD vector with 64 elements of type u64.\nA SIMD vector with eight elements of type u64.\nA SIMD vector with one element of type u8.\nA SIMD vector with 16 elements of type u8.\nA SIMD vector with two elements of type u8.\nA SIMD vector with 32 elements of type u8.\nA SIMD vector with four elements of type u8.\nA SIMD vector with 64 elements of type u8.\nA SIMD vector with eight elements of type u8.\nA SIMD vector with one element of type usize.\nA SIMD vector with 16 elements of type usize.\nA SIMD vector with two elements of type usize.\nA SIMD vector with 32 elements of type usize.\nA SIMD vector with four elements of type usize.\nA SIMD vector with 64 elements of type usize.\nA SIMD vector with eight elements of type usize.\nThe mask type returned by each comparison.\nParallel Ord.\nParallel PartialEq.\nParallel PartialOrd.\nRestrict each element to a certain interval.\nTest if each element is equal to the corresponding element …\nTest if each element is greater than or equal to the …\nTest if each element is greater than the corresponding …\nTest if each element is less than or equal to the …\nTest if each element is less than the corresponding …\nReturns the element-wise maximum with other.\nReturns the element-wise minimum with other.\nTest if each element is equal to the corresponding element …\nBit representation of this SIMD vector type.\nA SIMD vector with a different element type.\nA SIMD vector with a different element type.\nA SIMD vector with a different element type.\nMask type used for manipulating this SIMD vector type.\nMask type used for manipulating this SIMD vector type.\nScalar type contained by this SIMD vector type.\nScalar type contained by this SIMD vector type.\nScalar type contained by this SIMD vector type.\nOperations on SIMD vectors of floats.\nOperations on SIMD vectors of signed integers.\nOperations on SIMD vectors of unsigned integers.\nA SIMD vector of unsigned integers with the same element …\nProduces a vector where every element has the absolute …\nLanewise absolute value, implemented in Rust. Every …\nPerforms elementwise conversion of this vector’s …\nPerforms elementwise conversion of this vector’s …\nPerforms elementwise conversion of this vector’s …\nReturns each element with the magnitude of self and the …\nRaw transmutation from an unsigned integer vector type …\nReturns true for each element if its value is neither …\nReturns true for each element if its value is positive …\nReturns true for each element if its value is NaN.\nReturns true for each negative element and false if it is …\nReturns true for each element if its value is neither …\nReturns true for each positive element and false if it is …\nReturns true for each element if it has a negative sign, …\nReturns true for each element if it has a positive sign, …\nReturns true for each element if its value is subnormal.\nReturns the number of leading ones in the binary …\nReturns the number of leading ones in the binary …\nReturns the number of leading zeros in the binary …\nReturns the number of leading zeros in the binary …\nTakes the reciprocal (inverse) of each element, 1/x.\nReturns the cumulative bitwise “and” across the …\nReturns the cumulative bitwise “and” across the …\nReturns the maximum element in the vector.\nReturns the maximum element in the vector.\nReturns the maximum element in the vector.\nReturns the minimum element in the vector.\nReturns the minimum element in the vector.\nReturns the minimum element in the vector.\nReturns the cumulative bitwise “or” across the …\nReturns the cumulative bitwise “or” across the …\nReducing multiply.  Returns the product of the elements of …\nReturns the product of the elements of the vector, with …\nReturns the product of the elements of the vector, with …\nReturns the sum of the elements of the vector.\nReturns the sum of the elements of the vector, with …\nReturns the sum of the elements of the vector, with …\nReturns the cumulative bitwise “xor” across the …\nReturns the cumulative bitwise “xor” across the …\nReverses the order of bits in each elemnent. The least …\nReverses the order of bits in each elemnent. The least …\nLanewise saturating absolute value, implemented in Rust. …\nLanewise saturating add.\nLanewise saturating add.\nLanewise saturating negation, implemented in Rust. As …\nLanewise saturating subtract.\nLanewise saturating subtract.\nReplaces each element with a number that represents its …\nReturns numbers representing the sign of each element.\nRestrict each element to a certain interval unless it is …\nReturns the maximum of each element.\nReturns the minimum of each element.\nReverses the byte order of each element.\nReverses the byte order of each element.\nRaw transmutation to an unsigned integer vector type with …\nConverts each element from radians to degrees.\nRounds toward zero and converts to the same-width integer …\nConverts each element from degrees to radians.\nReturns the number of trailing ones in the binary …\nReturns the number of trailing ones in the binary …\nReturns the number of trailing zeros in the binary …\nReturns the number of trailing zeros in the binary …\nWrapping negation.\nVector of const pointers with the same number of elements.\nVector of const pointers with the same number of elements.\nVector of constant pointers to the same type.\nVector of isize with the same number of elements.\nVector of isize with the same number of elements.\nMask type used for manipulating this SIMD vector type.\nMask type used for manipulating this SIMD vector type.\nVector of mutable pointers to the same type.\nOperations on SIMD vectors of constant pointers.\nOperations on SIMD vectors of mutable pointers.\nVector of usize with the same number of elements.\nVector of usize with the same number of elements.\nGets the “address” portion of the pointer.\nGets the “address” portion of the pointer.\nCasts to a pointer of another type.\nCasts to a pointer of another type.\nChanges constness without changing the type.\nChanges constness without changing the type.\nExposes the “provenance” part of the pointer for …\nExposes the “provenance” part of the pointer for …\nReturns true for each element that is null.\nReturns true for each element that is null.\nCreates a new pointer with the given address.\nCreates a new pointer with the given address.\nConvert an address back to a pointer, picking up a …\nConvert an address back to a pointer, picking up a …\nConvert an address to a pointer without giving it any …\nConvert an address to a pointer without giving it any …\nCalculates the offset from a pointer using wrapping …\nCalculates the offset from a pointer using wrapping …\nCalculates the offset from a pointer using wrapping …\nCalculates the offset from a pointer using wrapping …\nCalculates the offset from a pointer using wrapping …\nCalculates the offset from a pointer using wrapping …")
\ No newline at end of file
diff --git a/src/core_simd/masks.rs.html b/src/core_simd/masks.rs.html
index 4dd1d93bbf6..8b07e6850d5 100644
--- a/src/core_simd/masks.rs.html
+++ b/src/core_simd/masks.rs.html
@@ -660,48 +660,6 @@
 660
 661
 662
-663
-664
-665
-666
-667
-668
-669
-670
-671
-672
-673
-674
-675
-676
-677
-678
-679
-680
-681
-682
-683
-684
-685
-686
-687
-688
-689
-690
-691
-692
-693
-694
-695
-696
-697
-698
-699
-700
-701
-702
-703
-704
 
//! Types and traits associated with masking elements of vectors.
 //! Types representing
 #![allow(non_camel_case_types)]
@@ -1012,48 +970,6 @@
         Self(mask_impl::Mask::from_bitmask_integer(bitmask))
     }
 
-    /// Create a bitmask vector from a mask.
-    ///
-    /// Each bit is set if the corresponding element in the mask is `true`.
-    /// The remaining bits are unset.
-    ///
-    /// The bits are packed into the first N bits of the vector:
-    /// ```
-    /// # #![feature(portable_simd)]
-    /// # #[cfg(feature = "as_crate")] use core_simd::simd;
-    /// # #[cfg(not(feature = "as_crate"))] use core::simd;
-    /// # use simd::mask32x8;
-    /// let mask = mask32x8::from_array([true, false, true, false, false, false, true, false]);
-    /// assert_eq!(mask.to_bitmask_vector()[0], 0b01000101);
-    /// ```
-    #[inline]
-    #[must_use = "method returns a new integer and does not mutate the original value"]
-    pub fn to_bitmask_vector(self) -> Simd<u8, N> {
-        self.0.to_bitmask_vector()
-    }
-
-    /// Create a mask from a bitmask vector.
-    ///
-    /// For each bit, if it is set, the corresponding element in the mask is set to `true`.
-    ///
-    /// The bits are packed into the first N bits of the vector:
-    /// ```
-    /// # #![feature(portable_simd)]
-    /// # #[cfg(feature = "as_crate")] use core_simd::simd;
-    /// # #[cfg(not(feature = "as_crate"))] use core::simd;
-    /// # use simd::{mask32x8, u8x8};
-    /// let bitmask = u8x8::from_array([0b01000101, 0, 0, 0, 0, 0, 0, 0]);
-    /// assert_eq!(
-    ///     mask32x8::from_bitmask_vector(bitmask),
-    ///     mask32x8::from_array([true, false, true, false, false, false, true, false]),
-    /// );
-    /// ```
-    #[inline]
-    #[must_use = "method returns a new mask and does not mutate the original value"]
-    pub fn from_bitmask_vector(bitmask: Simd<u8, N>) -> Self {
-        Self(mask_impl::Mask::from_bitmask_vector(bitmask))
-    }
-
     /// Find the index of the first set element.
     ///
     /// ```
diff --git a/src/core_simd/masks/full_masks.rs.html b/src/core_simd/masks/full_masks.rs.html
index 21fe049dbd7..73aed8c4ada 100644
--- a/src/core_simd/masks/full_masks.rs.html
+++ b/src/core_simd/masks/full_masks.rs.html
@@ -299,62 +299,6 @@
 299
 300
 301
-302
-303
-304
-305
-306
-307
-308
-309
-310
-311
-312
-313
-314
-315
-316
-317
-318
-319
-320
-321
-322
-323
-324
-325
-326
-327
-328
-329
-330
-331
-332
-333
-334
-335
-336
-337
-338
-339
-340
-341
-342
-343
-344
-345
-346
-347
-348
-349
-350
-351
-352
-353
-354
-355
-356
-357
 
//! Masks that take up full SIMD vector registers.
 
 use crate::simd::{LaneCount, MaskElement, Simd, SupportedLaneCount};
@@ -497,62 +441,6 @@
         unsafe { Mask(core::intrinsics::simd::simd_cast(self.0)) }
     }
 
-    #[inline]
-    #[must_use = "method returns a new vector and does not mutate the original value"]
-    pub fn to_bitmask_vector(self) -> Simd<u8, N> {
-        let mut bitmask = Simd::splat(0);
-
-        // Safety: Bytes is the right size array
-        unsafe {
-            // Compute the bitmask
-            let mut bytes: <LaneCount<N> as SupportedLaneCount>::BitMask =
-                core::intrinsics::simd::simd_bitmask(self.0);
-
-            // LLVM assumes bit order should match endianness
-            if cfg!(target_endian = "big") {
-                for x in bytes.as_mut() {
-                    *x = x.reverse_bits()
-                }
-                if N % 8 > 0 {
-                    bytes.as_mut()[N / 8] >>= 8 - N % 8;
-                }
-            }
-
-            bitmask.as_mut_array()[..bytes.as_ref().len()].copy_from_slice(bytes.as_ref());
-        }
-
-        bitmask
-    }
-
-    #[inline]
-    #[must_use = "method returns a new mask and does not mutate the original value"]
-    pub fn from_bitmask_vector(bitmask: Simd<u8, N>) -> Self {
-        let mut bytes = <LaneCount<N> as SupportedLaneCount>::BitMask::default();
-
-        // Safety: Bytes is the right size array
-        unsafe {
-            let len = bytes.as_ref().len();
-            bytes.as_mut().copy_from_slice(&bitmask.as_array()[..len]);
-
-            // LLVM assumes bit order should match endianness
-            if cfg!(target_endian = "big") {
-                for x in bytes.as_mut() {
-                    *x = x.reverse_bits();
-                }
-                if N % 8 > 0 {
-                    bytes.as_mut()[N / 8] >>= 8 - N % 8;
-                }
-            }
-
-            // Compute the regular mask
-            Self::from_int_unchecked(core::intrinsics::simd::simd_select_bitmask(
-                bytes,
-                Self::splat(true).to_int(),
-                Self::splat(false).to_int(),
-            ))
-        }
-    }
-
     #[inline]
     unsafe fn to_bitmask_impl<U: ReverseBits, const M: usize>(self) -> U
     where
diff --git a/src/core_simd/swizzle.rs.html b/src/core_simd/swizzle.rs.html
index a9ba1bfde1d..063f7d874e3 100644
--- a/src/core_simd/swizzle.rs.html
+++ b/src/core_simd/swizzle.rs.html
@@ -384,6 +384,184 @@
 384
 385
 386
+387
+388
+389
+390
+391
+392
+393
+394
+395
+396
+397
+398
+399
+400
+401
+402
+403
+404
+405
+406
+407
+408
+409
+410
+411
+412
+413
+414
+415
+416
+417
+418
+419
+420
+421
+422
+423
+424
+425
+426
+427
+428
+429
+430
+431
+432
+433
+434
+435
+436
+437
+438
+439
+440
+441
+442
+443
+444
+445
+446
+447
+448
+449
+450
+451
+452
+453
+454
+455
+456
+457
+458
+459
+460
+461
+462
+463
+464
+465
+466
+467
+468
+469
+470
+471
+472
+473
+474
+475
+476
+477
+478
+479
+480
+481
+482
+483
+484
+485
+486
+487
+488
+489
+490
+491
+492
+493
+494
+495
+496
+497
+498
+499
+500
+501
+502
+503
+504
+505
+506
+507
+508
+509
+510
+511
+512
+513
+514
+515
+516
+517
+518
+519
+520
+521
+522
+523
+524
+525
+526
+527
+528
+529
+530
+531
+532
+533
+534
+535
+536
+537
+538
+539
+540
+541
+542
+543
+544
+545
+546
+547
+548
+549
+550
+551
+552
+553
+554
+555
+556
+557
+558
+559
+560
+561
+562
+563
+564
 

use crate::simd::{LaneCount, Mask, MaskElement, Simd, SimdElement, SupportedLaneCount};
 
 /// Constructs a new SIMD vector by copying elements from selected elements in other vectors.
@@ -698,7 +876,9 @@
     ///
     /// ```
     /// # #![feature(portable_simd)]
-    /// # use core::simd::Simd;
+    /// # #[cfg(feature = "as_crate")] use core_simd::simd;
+    /// # #[cfg(not(feature = "as_crate"))] use core::simd;
+    /// # use simd::Simd;
     /// let a = Simd::from_array([0, 4, 1, 5]);
     /// let b = Simd::from_array([2, 6, 3, 7]);
     /// let (x, y) = a.deinterleave(b);
@@ -769,5 +949,181 @@
         }
         Resize::<N>::concat_swizzle(self, Simd::splat(value))
     }
+
+    /// Extract a vector from another vector.
+    ///
+    /// ```
+    /// # #![feature(portable_simd)]
+    /// # #[cfg(feature = "as_crate")] use core_simd::simd;
+    /// # #[cfg(not(feature = "as_crate"))] use core::simd;
+    /// # use simd::u32x4;
+    /// let x = u32x4::from_array([0, 1, 2, 3]);
+    /// assert_eq!(x.extract::<1, 2>().to_array(), [1, 2]);
+    /// ```
+    #[inline]
+    #[must_use = "method returns a new vector and does not mutate the original inputs"]
+    pub fn extract<const START: usize, const LEN: usize>(self) -> Simd<T, LEN>
+    where
+        LaneCount<LEN>: SupportedLaneCount,
+    {
+        struct Extract<const N: usize, const START: usize>;
+        impl<const N: usize, const START: usize, const LEN: usize> Swizzle<LEN> for Extract<N, START> {
+            const INDEX: [usize; LEN] = const {
+                assert!(START + LEN <= N, "index out of bounds");
+                let mut index = [0; LEN];
+                let mut i = 0;
+                while i < LEN {
+                    index[i] = START + i;
+                    i += 1;
+                }
+                index
+            };
+        }
+        Extract::<N, START>::swizzle(self)
+    }
+}
+
+impl<T, const N: usize> Mask<T, N>
+where
+    T: MaskElement,
+    LaneCount<N>: SupportedLaneCount,
+{
+    /// Reverse the order of the elements in the mask.
+    #[inline]
+    #[must_use = "method returns a new vector and does not mutate the original inputs"]
+    pub fn reverse(self) -> Self {
+        // Safety: swizzles are safe for masks
+        unsafe { Self::from_int_unchecked(self.to_int().reverse()) }
+    }
+
+    /// Rotates the mask such that the first `OFFSET` elements of the slice move to the end
+    /// while the last `self.len() - OFFSET` elements move to the front. After calling `rotate_elements_left`,
+    /// the element previously at index `OFFSET` will become the first element in the slice.
+    #[inline]
+    #[must_use = "method returns a new vector and does not mutate the original inputs"]
+    pub fn rotate_elements_left<const OFFSET: usize>(self) -> Self {
+        // Safety: swizzles are safe for masks
+        unsafe { Self::from_int_unchecked(self.to_int().rotate_elements_left::<OFFSET>()) }
+    }
+
+    /// Rotates the mask such that the first `self.len() - OFFSET` elements of the mask move to
+    /// the end while the last `OFFSET` elements move to the front. After calling `rotate_elements_right`,
+    /// the element previously at index `self.len() - OFFSET` will become the first element in the slice.
+    #[inline]
+    #[must_use = "method returns a new vector and does not mutate the original inputs"]
+    pub fn rotate_elements_right<const OFFSET: usize>(self) -> Self {
+        // Safety: swizzles are safe for masks
+        unsafe { Self::from_int_unchecked(self.to_int().rotate_elements_right::<OFFSET>()) }
+    }
+
+    /// Interleave two masks.
+    ///
+    /// The resulting masks contain elements taken alternatively from `self` and `other`, first
+    /// filling the first result, and then the second.
+    ///
+    /// The reverse of this operation is [`Mask::deinterleave`].
+    ///
+    /// ```
+    /// # #![feature(portable_simd)]
+    /// # #[cfg(feature = "as_crate")] use core_simd::simd;
+    /// # #[cfg(not(feature = "as_crate"))] use core::simd;
+    /// # use simd::mask32x4;
+    /// let a = mask32x4::from_array([false, true, false, true]);
+    /// let b = mask32x4::from_array([false, false, true, true]);
+    /// let (x, y) = a.interleave(b);
+    /// assert_eq!(x.to_array(), [false, false, true, false]);
+    /// assert_eq!(y.to_array(), [false, true, true, true]);
+    /// ```
+    #[inline]
+    #[must_use = "method returns a new vector and does not mutate the original inputs"]
+    pub fn interleave(self, other: Self) -> (Self, Self) {
+        let (lo, hi) = self.to_int().interleave(other.to_int());
+        // Safety: swizzles are safe for masks
+        unsafe { (Self::from_int_unchecked(lo), Self::from_int_unchecked(hi)) }
+    }
+
+    /// Deinterleave two masks.
+    ///
+    /// The first result takes every other element of `self` and then `other`, starting with
+    /// the first element.
+    ///
+    /// The second result takes every other element of `self` and then `other`, starting with
+    /// the second element.
+    ///
+    /// The reverse of this operation is [`Mask::interleave`].
+    ///
+    /// ```
+    /// # #![feature(portable_simd)]
+    /// # #[cfg(feature = "as_crate")] use core_simd::simd;
+    /// # #[cfg(not(feature = "as_crate"))] use core::simd;
+    /// # use simd::mask32x4;
+    /// let a = mask32x4::from_array([false, true, false, true]);
+    /// let b = mask32x4::from_array([false, false, true, true]);
+    /// let (x, y) = a.deinterleave(b);
+    /// assert_eq!(x.to_array(), [false, false, false, true]);
+    /// assert_eq!(y.to_array(), [true, true, false, true]);
+    /// ```
+    #[inline]
+    #[must_use = "method returns a new vector and does not mutate the original inputs"]
+    pub fn deinterleave(self, other: Self) -> (Self, Self) {
+        let (even, odd) = self.to_int().deinterleave(other.to_int());
+        // Safety: swizzles are safe for masks
+        unsafe {
+            (
+                Self::from_int_unchecked(even),
+                Self::from_int_unchecked(odd),
+            )
+        }
+    }
+
+    /// Resize a mask.
+    ///
+    /// If `M` > `N`, extends the length of a mask, setting the new elements to `value`.
+    /// If `M` < `N`, truncates the mask to the first `M` elements.
+    ///
+    /// ```
+    /// # #![feature(portable_simd)]
+    /// # #[cfg(feature = "as_crate")] use core_simd::simd;
+    /// # #[cfg(not(feature = "as_crate"))] use core::simd;
+    /// # use simd::mask32x4;
+    /// let x = mask32x4::from_array([false, true, true, false]);
+    /// assert_eq!(x.resize::<8>(true).to_array(), [false, true, true, false, true, true, true, true]);
+    /// assert_eq!(x.resize::<2>(true).to_array(), [false, true]);
+    /// ```
+    #[inline]
+    #[must_use = "method returns a new vector and does not mutate the original inputs"]
+    pub fn resize<const M: usize>(self, value: bool) -> Mask<T, M>
+    where
+        LaneCount<M>: SupportedLaneCount,
+    {
+        // Safety: swizzles are safe for masks
+        unsafe {
+            Mask::<T, M>::from_int_unchecked(self.to_int().resize::<M>(if value {
+                T::TRUE
+            } else {
+                T::FALSE
+            }))
+        }
+    }
+
+    /// Extract a vector from another vector.
+    ///
+    /// ```
+    /// # #![feature(portable_simd)]
+    /// # #[cfg(feature = "as_crate")] use core_simd::simd;
+    /// # #[cfg(not(feature = "as_crate"))] use core::simd;
+    /// # use simd::mask32x4;
+    /// let x = mask32x4::from_array([false, true, true, false]);
+    /// assert_eq!(x.extract::<1, 2>().to_array(), [true, true]);
+    /// ```
+    #[inline]
+    #[must_use = "method returns a new vector and does not mutate the original inputs"]
+    pub fn extract<const START: usize, const LEN: usize>(self) -> Mask<T, LEN>
+    where
+        LaneCount<LEN>: SupportedLaneCount,
+    {
+        // Safety: swizzles are safe for masks
+        unsafe { Mask::<T, LEN>::from_int_unchecked(self.to_int().extract::<START, LEN>()) }
+    }
 }
\ No newline at end of file diff --git a/src/core_simd/vector.rs.html b/src/core_simd/vector.rs.html index ee0e21a3f77..47ad1cda246 100644 --- a/src/core_simd/vector.rs.html +++ b/src/core_simd/vector.rs.html @@ -1242,6 +1242,13 @@ 1242 1243 1244 +1245 +1246 +1247 +1248 +1249 +1250 +1251 
use crate::simd::{
     cmp::SimdPartialOrd,
     num::SimdUint,
@@ -1686,6 +1693,9 @@
     ///
     /// When the element is disabled, that memory location is not accessed and the corresponding
     /// value from `or` is passed through.
+    ///
+    /// # Safety
+    /// Enabled loads must not exceed the length of `slice`.
     #[must_use]
     #[inline]
     pub unsafe fn load_select_unchecked(
@@ -1703,6 +1713,9 @@
     ///
     /// When the element is disabled, that memory location is not accessed and the corresponding
     /// value from `or` is passed through.
+    ///
+    /// # Safety
+    /// Enabled `ptr` elements must be safe to read as if by `std::ptr::read`.
     #[must_use]
     #[inline]
     pub unsafe fn load_select_ptr(
@@ -2458,7 +2471,8 @@
 where
     LaneCount<N>: SupportedLaneCount,
 {
-    let mut index = [0; N];
+    #![allow(clippy::needless_range_loop)]
+    let mut index = [0; N];
     for i in 0..N {
         index[i] = i;
     }
diff --git a/type.impl/core_simd/simd/struct.Mask.js b/type.impl/core_simd/simd/struct.Mask.js
index 71ce71c9388..a0477442772 100644
--- a/type.impl/core_simd/simd/struct.Mask.js
+++ b/type.impl/core_simd/simd/struct.Mask.js
@@ -1,3 +1,3 @@
 (function() {var type_impls = {
-"core_simd":[["
source§
impl<T, const N: usize> BitAnd<bool> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: bool) -> Self
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitAnd for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitAndAssign<bool> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitand_assign(&mut self, rhs: bool)
Performs the &= operation. Read more
","BitAndAssign","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitAndAssign for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitand_assign(&mut self, rhs: Self)
Performs the &= operation. Read more
","BitAndAssign","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitOr<bool> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: bool) -> Self
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitOr for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitOrAssign<bool> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitor_assign(&mut self, rhs: bool)
Performs the |= operation. Read more
","BitOrAssign","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitOrAssign for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitor_assign(&mut self, rhs: Self)
Performs the |= operation. Read more
","BitOrAssign","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitXor<bool> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: bool) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitXor for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitXorAssign<bool> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitxor_assign(&mut self, rhs: bool)
Performs the ^= operation. Read more
","BitXorAssign","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitXorAssign for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitxor_assign(&mut self, rhs: Self)
Performs the ^= operation. Read more
","BitXorAssign","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Clone for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn clone(&self) -> Self
Returns a copy of the value. Read more
1.0.0 · source§
fn clone_from(&mut self, source: &Self)
Performs copy-assignment from source. Read more
","Clone","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Debug for Mask<T, N>
where\n    T: MaskElement + Debug,\n    LaneCount<N>: SupportedLaneCount,
source§
fn fmt(&self, f: &mut Formatter<'_>) -> Result
Formats the value using the given formatter. Read more
","Debug","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Default for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn default() -> Self
Returns the “default value” for a type. Read more
","Default","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> From<[bool; N]> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(array: [bool; N]) -> Self
Converts to this type from the input type.
","From<[bool; N]>","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> From<Mask<i16, N>> for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i16, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> From<Mask<i16, N>> for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i16, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> From<Mask<i16, N>> for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i16, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<const N: usize> From<Mask<i16, N>> for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i16, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> From<Mask<i32, N>> for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i32, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> From<Mask<i32, N>> for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i32, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> From<Mask<i32, N>> for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i32, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<const N: usize> From<Mask<i32, N>> for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i32, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> From<Mask<i64, N>> for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i64, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> From<Mask<i64, N>> for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i64, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> From<Mask<i64, N>> for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i64, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<const N: usize> From<Mask<i64, N>> for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i64, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> From<Mask<i8, N>> for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i8, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> From<Mask<i8, N>> for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i8, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> From<Mask<i8, N>> for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i8, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> From<Mask<i8, N>> for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i8, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> From<Mask<isize, N>> for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<isize, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> From<Mask<isize, N>> for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<isize, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> From<Mask<isize, N>> for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<isize, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> From<Mask<isize, N>> for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<isize, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<T, const N: usize> Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source
pub fn splat(value: bool) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Construct a mask by setting all elements to the given value.
\n
source
pub fn from_array(array: [bool; N]) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts an array of bools to a SIMD mask.
\n
source
pub fn to_array(self) -> [bool; N]
🔬This is a nightly-only experimental API. (portable_simd)
Converts a SIMD mask to an array of bools.
\n
source
pub unsafe fn from_int_unchecked(value: Simd<T, N>) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts a vector of integers to a mask, where 0 represents false and -1\nrepresents true.
\n
§Safety
\n
All elements must be either 0 or -1.
\n
source
pub fn from_int(value: Simd<T, N>) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts a vector of integers to a mask, where 0 represents false and -1\nrepresents true.
\n
§Panics
\n
Panics if any element is not 0 or -1.
\n
source
pub fn to_int(self) -> Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
Converts the mask to a vector of integers, where 0 represents false and -1\nrepresents true.
\n
source
pub fn cast<U: MaskElement>(self) -> Mask<U, N>
🔬This is a nightly-only experimental API. (portable_simd)
Converts the mask to a mask of any other element size.
\n
source
pub unsafe fn test_unchecked(&self, index: usize) -> bool
🔬This is a nightly-only experimental API. (portable_simd)
Tests the value of the specified element.
\n
§Safety
\n
index must be less than self.len().
\n
source
pub fn test(&self, index: usize) -> bool
🔬This is a nightly-only experimental API. (portable_simd)
Tests the value of the specified element.
\n
§Panics
\n
Panics if index is greater than or equal to the number of elements in the vector.
\n
source
pub unsafe fn set_unchecked(&mut self, index: usize, value: bool)
🔬This is a nightly-only experimental API. (portable_simd)
Sets the value of the specified element.
\n
§Safety
\n
index must be less than self.len().
\n
source
pub fn set(&mut self, index: usize, value: bool)
🔬This is a nightly-only experimental API. (portable_simd)
Sets the value of the specified element.
\n
§Panics
\n
Panics if index is greater than or equal to the number of elements in the vector.
\n
source
pub fn any(self) -> bool
🔬This is a nightly-only experimental API. (portable_simd)
Returns true if any element is set, or false otherwise.
\n
source
pub fn all(self) -> bool
🔬This is a nightly-only experimental API. (portable_simd)
Returns true if all elements are set, or false otherwise.
\n
source
pub fn to_bitmask(self) -> u64
🔬This is a nightly-only experimental API. (portable_simd)
Create a bitmask from a mask.
\n
Each bit is set if the corresponding element in the mask is true.\nIf the mask contains more than 64 elements, the bitmask is truncated to the first 64.
\n
source
pub fn from_bitmask(bitmask: u64) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a mask from a bitmask.
\n
For each bit, if it is set, the corresponding element in the mask is set to true.\nIf the mask contains more than 64 elements, the remainder are set to false.
\n
source
pub fn to_bitmask_vector(self) -> Simd<u8, N>
🔬This is a nightly-only experimental API. (portable_simd)
Create a bitmask vector from a mask.
\n
Each bit is set if the corresponding element in the mask is true.\nThe remaining bits are unset.
\n
The bits are packed into the first N bits of the vector:
\n\n
let mask = mask32x8::from_array([true, false, true, false, false, false, true, false]);\nassert_eq!(mask.to_bitmask_vector()[0], 0b01000101);
\n
source
pub fn from_bitmask_vector(bitmask: Simd<u8, N>) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a mask from a bitmask vector.
\n
For each bit, if it is set, the corresponding element in the mask is set to true.
\n
The bits are packed into the first N bits of the vector:
\n\n
let bitmask = u8x8::from_array([0b01000101, 0, 0, 0, 0, 0, 0, 0]);\nassert_eq!(\n    mask32x8::from_bitmask_vector(bitmask),\n    mask32x8::from_array([true, false, true, false, false, false, true, false]),\n);
\n
source
pub fn first_set(self) -> Option<usize>
🔬This is a nightly-only experimental API. (portable_simd)
Find the index of the first set element.
\n\n
assert_eq!(mask32x8::splat(false).first_set(), None);\nassert_eq!(mask32x8::splat(true).first_set(), Some(0));\n\nlet mask = mask32x8::from_array([false, true, false, false, true, false, false, true]);\nassert_eq!(mask.first_set(), Some(1));
\n
",0,"core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source
pub fn select<U>(\n    self,\n    true_values: Simd<U, N>,\n    false_values: Simd<U, N>\n) -> Simd<U, N>
where\n    U: SimdElement<Mask = T>,
🔬This is a nightly-only experimental API. (portable_simd)
Choose elements from two vectors.
\n
For each element in the mask, choose the corresponding element from true_values if\nthat element mask is true, and false_values if that element mask is false.
\n
§Examples
\n
let a = Simd::from_array([0, 1, 2, 3]);\nlet b = Simd::from_array([4, 5, 6, 7]);\nlet mask = Mask::from_array([true, false, false, true]);\nlet c = mask.select(a, b);\nassert_eq!(c.to_array(), [0, 5, 6, 3]);
\n
source
pub fn select_mask(self, true_values: Self, false_values: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Choose elements from two masks.
\n
For each element in the mask, choose the corresponding element from true_values if\nthat element mask is true, and false_values if that element mask is false.
\n
§Examples
\n
let a = Mask::<i32, 4>::from_array([true, true, false, false]);\nlet b = Mask::<i32, 4>::from_array([false, false, true, true]);\nlet mask = Mask::<i32, 4>::from_array([true, false, false, true]);\nlet c = mask.select_mask(a, b);\nassert_eq!(c.to_array(), [true, false, true, false]);
\n
",0,"core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Not for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> PartialEq for Mask<T, N>
where\n    T: MaskElement + PartialEq,\n    LaneCount<N>: SupportedLaneCount,
source§
fn eq(&self, other: &Self) -> bool
This method tests for self and other values to be equal, and is used\nby ==.
1.0.0 · source§
fn ne(&self, other: &Rhs) -> bool
This method tests for !=. The default implementation is almost always\nsufficient, and should not be overridden without very good reason.
","PartialEq","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> PartialOrd for Mask<T, N>
where\n    T: MaskElement + PartialOrd,\n    LaneCount<N>: SupportedLaneCount,
source§
fn partial_cmp(&self, other: &Self) -> Option<Ordering>
This method returns an ordering between self and other values if one exists. Read more
1.0.0 · source§
fn lt(&self, other: &Rhs) -> bool
This method tests less than (for self and other) and is used by the < operator. Read more
1.0.0 · source§
fn le(&self, other: &Rhs) -> bool
This method tests less than or equal to (for self and other) and is used by the <=\noperator. Read more
1.0.0 · source§
fn gt(&self, other: &Rhs) -> bool
This method tests greater than (for self and other) and is used by the > operator. Read more
1.0.0 · source§
fn ge(&self, other: &Rhs) -> bool
This method tests greater than or equal to (for self and other) and is used by the >=\noperator. Read more
","PartialOrd","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> SimdOrd for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> SimdOrd for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> SimdOrd for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> SimdOrd for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<const N: usize> SimdOrd for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> SimdPartialEq for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<i16, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> SimdPartialEq for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<i32, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> SimdPartialEq for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<i64, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> SimdPartialEq for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<i8, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<const N: usize> SimdPartialEq for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<isize, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> SimdPartialOrd for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> SimdPartialOrd for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> SimdPartialOrd for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> SimdPartialOrd for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<const N: usize> SimdPartialOrd for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Copy for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
","Copy","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"]]
+"core_simd":[["
source§
impl<T, const N: usize> BitAnd<bool> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: bool) -> Self
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitAnd for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitAndAssign<bool> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitand_assign(&mut self, rhs: bool)
Performs the &= operation. Read more
","BitAndAssign","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitAndAssign for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitand_assign(&mut self, rhs: Self)
Performs the &= operation. Read more
","BitAndAssign","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitOr<bool> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: bool) -> Self
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitOr for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitOrAssign<bool> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitor_assign(&mut self, rhs: bool)
Performs the |= operation. Read more
","BitOrAssign","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitOrAssign for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitor_assign(&mut self, rhs: Self)
Performs the |= operation. Read more
","BitOrAssign","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitXor<bool> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: bool) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitXor for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitXorAssign<bool> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitxor_assign(&mut self, rhs: bool)
Performs the ^= operation. Read more
","BitXorAssign","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> BitXorAssign for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitxor_assign(&mut self, rhs: Self)
Performs the ^= operation. Read more
","BitXorAssign","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Clone for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn clone(&self) -> Self
Returns a copy of the value. Read more
1.0.0 · source§
fn clone_from(&mut self, source: &Self)
Performs copy-assignment from source. Read more
","Clone","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Debug for Mask<T, N>
where\n    T: MaskElement + Debug,\n    LaneCount<N>: SupportedLaneCount,
source§
fn fmt(&self, f: &mut Formatter<'_>) -> Result
Formats the value using the given formatter. Read more
","Debug","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Default for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn default() -> Self
Returns the “default value” for a type. Read more
","Default","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> From<[bool; N]> for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(array: [bool; N]) -> Self
Converts to this type from the input type.
","From<[bool; N]>","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> From<Mask<i16, N>> for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i16, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> From<Mask<i16, N>> for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i16, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> From<Mask<i16, N>> for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i16, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<const N: usize> From<Mask<i16, N>> for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i16, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> From<Mask<i32, N>> for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i32, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> From<Mask<i32, N>> for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i32, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> From<Mask<i32, N>> for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i32, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<const N: usize> From<Mask<i32, N>> for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i32, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> From<Mask<i64, N>> for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i64, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> From<Mask<i64, N>> for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i64, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> From<Mask<i64, N>> for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i64, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<const N: usize> From<Mask<i64, N>> for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i64, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> From<Mask<i8, N>> for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i8, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> From<Mask<i8, N>> for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i8, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> From<Mask<i8, N>> for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i8, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> From<Mask<i8, N>> for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<i8, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> From<Mask<isize, N>> for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<isize, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> From<Mask<isize, N>> for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<isize, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> From<Mask<isize, N>> for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<isize, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> From<Mask<isize, N>> for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn from(value: Mask<isize, N>) -> Self
Converts to this type from the input type.
","From>","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<T, const N: usize> Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source
pub fn splat(value: bool) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Construct a mask by setting all elements to the given value.
\n
source
pub fn from_array(array: [bool; N]) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts an array of bools to a SIMD mask.
\n
source
pub fn to_array(self) -> [bool; N]
🔬This is a nightly-only experimental API. (portable_simd)
Converts a SIMD mask to an array of bools.
\n
source
pub unsafe fn from_int_unchecked(value: Simd<T, N>) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts a vector of integers to a mask, where 0 represents false and -1\nrepresents true.
\n
§Safety
\n
All elements must be either 0 or -1.
\n
source
pub fn from_int(value: Simd<T, N>) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts a vector of integers to a mask, where 0 represents false and -1\nrepresents true.
\n
§Panics
\n
Panics if any element is not 0 or -1.
\n
source
pub fn to_int(self) -> Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
Converts the mask to a vector of integers, where 0 represents false and -1\nrepresents true.
\n
source
pub fn cast<U: MaskElement>(self) -> Mask<U, N>
🔬This is a nightly-only experimental API. (portable_simd)
Converts the mask to a mask of any other element size.
\n
source
pub unsafe fn test_unchecked(&self, index: usize) -> bool
🔬This is a nightly-only experimental API. (portable_simd)
Tests the value of the specified element.
\n
§Safety
\n
index must be less than self.len().
\n
source
pub fn test(&self, index: usize) -> bool
🔬This is a nightly-only experimental API. (portable_simd)
Tests the value of the specified element.
\n
§Panics
\n
Panics if index is greater than or equal to the number of elements in the vector.
\n
source
pub unsafe fn set_unchecked(&mut self, index: usize, value: bool)
🔬This is a nightly-only experimental API. (portable_simd)
Sets the value of the specified element.
\n
§Safety
\n
index must be less than self.len().
\n
source
pub fn set(&mut self, index: usize, value: bool)
🔬This is a nightly-only experimental API. (portable_simd)
Sets the value of the specified element.
\n
§Panics
\n
Panics if index is greater than or equal to the number of elements in the vector.
\n
source
pub fn any(self) -> bool
🔬This is a nightly-only experimental API. (portable_simd)
Returns true if any element is set, or false otherwise.
\n
source
pub fn all(self) -> bool
🔬This is a nightly-only experimental API. (portable_simd)
Returns true if all elements are set, or false otherwise.
\n
source
pub fn to_bitmask(self) -> u64
🔬This is a nightly-only experimental API. (portable_simd)
Create a bitmask from a mask.
\n
Each bit is set if the corresponding element in the mask is true.\nIf the mask contains more than 64 elements, the bitmask is truncated to the first 64.
\n
source
pub fn from_bitmask(bitmask: u64) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a mask from a bitmask.
\n
For each bit, if it is set, the corresponding element in the mask is set to true.\nIf the mask contains more than 64 elements, the remainder are set to false.
\n
source
pub fn first_set(self) -> Option<usize>
🔬This is a nightly-only experimental API. (portable_simd)
Find the index of the first set element.
\n\n
assert_eq!(mask32x8::splat(false).first_set(), None);\nassert_eq!(mask32x8::splat(true).first_set(), Some(0));\n\nlet mask = mask32x8::from_array([false, true, false, false, true, false, false, true]);\nassert_eq!(mask.first_set(), Some(1));
\n
",0,"core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source
pub fn select<U>(\n    self,\n    true_values: Simd<U, N>,\n    false_values: Simd<U, N>\n) -> Simd<U, N>
where\n    U: SimdElement<Mask = T>,
🔬This is a nightly-only experimental API. (portable_simd)
Choose elements from two vectors.
\n
For each element in the mask, choose the corresponding element from true_values if\nthat element mask is true, and false_values if that element mask is false.
\n
§Examples
\n
let a = Simd::from_array([0, 1, 2, 3]);\nlet b = Simd::from_array([4, 5, 6, 7]);\nlet mask = Mask::from_array([true, false, false, true]);\nlet c = mask.select(a, b);\nassert_eq!(c.to_array(), [0, 5, 6, 3]);
\n
source
pub fn select_mask(self, true_values: Self, false_values: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Choose elements from two masks.
\n
For each element in the mask, choose the corresponding element from true_values if\nthat element mask is true, and false_values if that element mask is false.
\n
§Examples
\n
let a = Mask::<i32, 4>::from_array([true, true, false, false]);\nlet b = Mask::<i32, 4>::from_array([false, false, true, true]);\nlet mask = Mask::<i32, 4>::from_array([true, false, false, true]);\nlet c = mask.select_mask(a, b);\nassert_eq!(c.to_array(), [true, false, true, false]);
\n
",0,"core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
source
pub fn reverse(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverse the order of the elements in the mask.
\n
source
pub fn rotate_elements_left<const OFFSET: usize>(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Rotates the mask such that the first OFFSET elements of the slice move to the end\nwhile the last self.len() - OFFSET elements move to the front. After calling rotate_elements_left,\nthe element previously at index OFFSET will become the first element in the slice.
\n
source
pub fn rotate_elements_right<const OFFSET: usize>(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Rotates the mask such that the first self.len() - OFFSET elements of the mask move to\nthe end while the last OFFSET elements move to the front. After calling rotate_elements_right,\nthe element previously at index self.len() - OFFSET will become the first element in the slice.
\n
source
pub fn interleave(self, other: Self) -> (Self, Self)
🔬This is a nightly-only experimental API. (portable_simd)
Interleave two masks.
\n
The resulting masks contain elements taken alternatively from self and other, first\nfilling the first result, and then the second.
\n
The reverse of this operation is Mask::deinterleave.
\n\n
let a = mask32x4::from_array([false, true, false, true]);\nlet b = mask32x4::from_array([false, false, true, true]);\nlet (x, y) = a.interleave(b);\nassert_eq!(x.to_array(), [false, false, true, false]);\nassert_eq!(y.to_array(), [false, true, true, true]);
\n
source
pub fn deinterleave(self, other: Self) -> (Self, Self)
🔬This is a nightly-only experimental API. (portable_simd)
Deinterleave two masks.
\n
The first result takes every other element of self and then other, starting with\nthe first element.
\n
The second result takes every other element of self and then other, starting with\nthe second element.
\n
The reverse of this operation is Mask::interleave.
\n\n
let a = mask32x4::from_array([false, true, false, true]);\nlet b = mask32x4::from_array([false, false, true, true]);\nlet (x, y) = a.deinterleave(b);\nassert_eq!(x.to_array(), [false, false, false, true]);\nassert_eq!(y.to_array(), [true, true, false, true]);
\n
source
pub fn resize<const M: usize>(self, value: bool) -> Mask<T, M>
where\n    LaneCount<M>: SupportedLaneCount,
🔬This is a nightly-only experimental API. (portable_simd)
Resize a mask.
\n
If M > N, extends the length of a mask, setting the new elements to value.\nIf M < N, truncates the mask to the first M elements.
\n\n
let x = mask32x4::from_array([false, true, true, false]);\nassert_eq!(x.resize::<8>(true).to_array(), [false, true, true, false, true, true, true, true]);\nassert_eq!(x.resize::<2>(true).to_array(), [false, true]);
\n
source
pub fn extract<const START: usize, const LEN: usize>(self) -> Mask<T, LEN>
where\n    LaneCount<LEN>: SupportedLaneCount,
🔬This is a nightly-only experimental API. (portable_simd)
Extract a vector from another vector.
\n\n
let x = mask32x4::from_array([false, true, true, false]);\nassert_eq!(x.extract::<1, 2>().to_array(), [true, true]);
\n
",0,"core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Not for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Mask<T, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> PartialEq for Mask<T, N>
where\n    T: MaskElement + PartialEq,\n    LaneCount<N>: SupportedLaneCount,
source§
fn eq(&self, other: &Self) -> bool
This method tests for self and other values to be equal, and is used\nby ==.
1.0.0 · source§
fn ne(&self, other: &Rhs) -> bool
This method tests for !=. The default implementation is almost always\nsufficient, and should not be overridden without very good reason.
","PartialEq","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> PartialOrd for Mask<T, N>
where\n    T: MaskElement + PartialOrd,\n    LaneCount<N>: SupportedLaneCount,
source§
fn partial_cmp(&self, other: &Self) -> Option<Ordering>
This method returns an ordering between self and other values if one exists. Read more
1.0.0 · source§
fn lt(&self, other: &Rhs) -> bool
This method tests less than (for self and other) and is used by the < operator. Read more
1.0.0 · source§
fn le(&self, other: &Rhs) -> bool
This method tests less than or equal to (for self and other) and is used by the <=\noperator. Read more
1.0.0 · source§
fn gt(&self, other: &Rhs) -> bool
This method tests greater than (for self and other) and is used by the > operator. Read more
1.0.0 · source§
fn ge(&self, other: &Rhs) -> bool
This method tests greater than or equal to (for self and other) and is used by the >=\noperator. Read more
","PartialOrd","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> SimdOrd for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> SimdOrd for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> SimdOrd for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> SimdOrd for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<const N: usize> SimdOrd for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> SimdPartialEq for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<i16, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> SimdPartialEq for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<i32, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> SimdPartialEq for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<i64, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> SimdPartialEq for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<i8, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<const N: usize> SimdPartialEq for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<isize, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<const N: usize> SimdPartialOrd for Mask<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64"],["
source§
impl<const N: usize> SimdPartialOrd for Mask<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64"],["
source§
impl<const N: usize> SimdPartialOrd for Mask<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64"],["
source§
impl<const N: usize> SimdPartialOrd for Mask<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64"],["
source§
impl<const N: usize> SimdPartialOrd for Mask<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"],["
source§
impl<T, const N: usize> Copy for Mask<T, N>
where\n    T: MaskElement,\n    LaneCount<N>: SupportedLaneCount,
","Copy","core_simd::core_simd::alias::mask8x1","core_simd::core_simd::alias::mask8x2","core_simd::core_simd::alias::mask8x4","core_simd::core_simd::alias::mask8x8","core_simd::core_simd::alias::mask8x16","core_simd::core_simd::alias::mask8x32","core_simd::core_simd::alias::mask8x64","core_simd::core_simd::alias::mask16x1","core_simd::core_simd::alias::mask16x2","core_simd::core_simd::alias::mask16x4","core_simd::core_simd::alias::mask16x8","core_simd::core_simd::alias::mask16x16","core_simd::core_simd::alias::mask16x32","core_simd::core_simd::alias::mask16x64","core_simd::core_simd::alias::mask32x1","core_simd::core_simd::alias::mask32x2","core_simd::core_simd::alias::mask32x4","core_simd::core_simd::alias::mask32x8","core_simd::core_simd::alias::mask32x16","core_simd::core_simd::alias::mask32x32","core_simd::core_simd::alias::mask32x64","core_simd::core_simd::alias::mask64x1","core_simd::core_simd::alias::mask64x2","core_simd::core_simd::alias::mask64x4","core_simd::core_simd::alias::mask64x8","core_simd::core_simd::alias::mask64x16","core_simd::core_simd::alias::mask64x32","core_simd::core_simd::alias::mask64x64","core_simd::core_simd::alias::masksizex1","core_simd::core_simd::alias::masksizex2","core_simd::core_simd::alias::masksizex4","core_simd::core_simd::alias::masksizex8","core_simd::core_simd::alias::masksizex16","core_simd::core_simd::alias::masksizex32","core_simd::core_simd::alias::masksizex64"]]
 };if (window.register_type_impls) {window.register_type_impls(type_impls);} else {window.pending_type_impls = type_impls;}})()
\ No newline at end of file
diff --git a/type.impl/core_simd/simd/struct.Simd.js b/type.impl/core_simd/simd/struct.Simd.js
index 9e38df4a7d1..2a1c7294c0c 100644
--- a/type.impl/core_simd/simd/struct.Simd.js
+++ b/type.impl/core_simd/simd/struct.Simd.js
@@ -1,3 +1,3 @@
 (function() {var type_impls = {
-"core_simd":[["
source§
impl<T, const N: usize> Add<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Add<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: &Simd<T, N>) -> Self::Output
Performs the + operation. Read more
","Add<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Add for Simd<f32, N>
where\n    f32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f32, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Add for Simd<f64, N>
where\n    f64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f64, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Add for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Add for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Add for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Add for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Add for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Add for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Add for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Add for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Add for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Add for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> AddAssign<U> for Simd<T, N>
where\n    Self: Add<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn add_assign(&mut self, rhs: U)
Performs the += operation. Read more
","AddAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> AsMut<[T]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source§
fn as_mut(&mut self) -> &mut [T]
Converts this type into a mutable reference of the (usually inferred) input type.
","AsMut<[T]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> AsMut<[T; N]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source§
fn as_mut(&mut self) -> &mut [T; N]
Converts this type into a mutable reference of the (usually inferred) input type.
","AsMut<[T; N]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> AsRef<[T]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source§
fn as_ref(&self) -> &[T]
Converts this type into a shared reference of the (usually inferred) input type.
","AsRef<[T]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> AsRef<[T; N]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source§
fn as_ref(&self) -> &[T; N]
Converts this type into a shared reference of the (usually inferred) input type.
","AsRef<[T; N]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> BitAnd<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: BitAnd<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: &Simd<T, N>) -> Self::Output
Performs the & operation. Read more
","BitAnd<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> BitAnd for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> BitAnd for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> BitAnd for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> BitAnd for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> BitAnd for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> BitAnd for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> BitAnd for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> BitAnd for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> BitAnd for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> BitAnd for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> BitAndAssign<U> for Simd<T, N>
where\n    Self: BitAnd<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitand_assign(&mut self, rhs: U)
Performs the &= operation. Read more
","BitAndAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> BitOr<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: BitOr<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: &Simd<T, N>) -> Self::Output
Performs the | operation. Read more
","BitOr<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> BitOr for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> BitOr for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> BitOr for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> BitOr for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> BitOr for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> BitOr for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> BitOr for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> BitOr for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> BitOr for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> BitOr for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> BitOrAssign<U> for Simd<T, N>
where\n    Self: BitOr<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitor_assign(&mut self, rhs: U)
Performs the |= operation. Read more
","BitOrAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> BitXor<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: BitXor<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: &Simd<T, N>) -> Self::Output
Performs the ^ operation. Read more
","BitXor<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> BitXor for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> BitXor for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> BitXor for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> BitXor for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> BitXor for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> BitXor for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> BitXor for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> BitXor for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> BitXor for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> BitXor for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> BitXorAssign<U> for Simd<T, N>
where\n    Self: BitXor<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitxor_assign(&mut self, rhs: U)
Performs the ^= operation. Read more
","BitXorAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Clone for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source§
fn clone(&self) -> Self
Returns a copy of the value. Read more
1.0.0 · source§
fn clone_from(&mut self, source: &Self)
Performs copy-assignment from source. Read more
","Clone","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Debug for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + Debug,
source§
fn fmt(&self, f: &mut Formatter<'_>) -> Result
A Simd<T, N> has a debug format like the one for [T]:
\n\n
let floats = Simd::<f32, 4>::splat(-1.0);\nassert_eq!(format!(\"{:?}\", [-1.0; 4]), format!(\"{:?}\", floats));
\n
","Debug","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Default for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + Default,
source§
fn default() -> Self
Returns the “default value” for a type. Read more
","Default","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Div<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Div<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: &Simd<T, N>) -> Self::Output
Performs the / operation. Read more
","Div<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Div for Simd<f32, N>
where\n    f32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f32, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Div for Simd<f64, N>
where\n    f64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f64, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Div for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Div for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Div for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Div for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Div for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Div for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Div for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Div for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Div for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Div for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> DivAssign<U> for Simd<T, N>
where\n    Self: Div<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn div_assign(&mut self, rhs: U)
Performs the /= operation. Read more
","DivAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> From<[T; N]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source§
fn from(array: [T; N]) -> Self
Converts to this type from the input type.
","From<[T; N]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Hash for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + Hash,
source§
fn hash<H>(&self, state: &mut H)
where\n    H: Hasher,
Feeds this value into the given Hasher. Read more
1.3.0 · source§
fn hash_slice<H>(data: &[Self], state: &mut H)
where\n    H: Hasher,\n    Self: Sized,
Feeds a slice of this type into the given Hasher. Read more
","Hash","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<I, T, const N: usize> Index<I> for Simd<T, N>
where\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,\n    I: SliceIndex<[T]>,
§
type Output = <I as SliceIndex<[T]>>::Output
The returned type after indexing.
source§
fn index(&self, index: I) -> &Self::Output
Performs the indexing (container[index]) operation. Read more
","Index","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<I, T, const N: usize> IndexMut<I> for Simd<T, N>
where\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,\n    I: SliceIndex<[T]>,
source§
fn index_mut(&mut self, index: I) -> &mut Self::Output
Performs the mutable indexing (container[index]) operation. Read more
","IndexMut","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Mul<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Mul<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: &Simd<T, N>) -> Self::Output
Performs the * operation. Read more
","Mul<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Mul for Simd<f32, N>
where\n    f32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f32, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Mul for Simd<f64, N>
where\n    f64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f64, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Mul for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Mul for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Mul for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Mul for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Mul for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Mul for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Mul for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Mul for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Mul for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Mul for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> MulAssign<U> for Simd<T, N>
where\n    Self: Mul<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn mul_assign(&mut self, rhs: U)
Performs the *= operation. Read more
","MulAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Neg for Simd<f32, N>
where\n    f32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f32, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Neg for Simd<f64, N>
where\n    f64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f64, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Neg for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Neg for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Neg for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Neg for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Neg for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Not for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Not for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Not for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Not for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Not for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Not for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Not for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Not for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Not for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Not for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, const N: usize> Ord for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + Ord,
Lexicographic order. For the SIMD elementwise minimum and maximum, use simd_min and simd_max instead.
\n
source§
fn cmp(&self, other: &Self) -> Ordering
This method returns an Ordering between self and other. Read more
1.21.0 · source§
fn max(self, other: Self) -> Self
where\n    Self: Sized,
Compares and returns the maximum of two values. Read more
1.21.0 · source§
fn min(self, other: Self) -> Self
where\n    Self: Sized,
Compares and returns the minimum of two values. Read more
1.50.0 · source§
fn clamp(self, min: Self, max: Self) -> Self
where\n    Self: Sized + PartialOrd,
Restrict a value to a certain interval. Read more
","Ord","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> PartialEq for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + PartialEq,
source§
fn eq(&self, other: &Self) -> bool
This method tests for self and other values to be equal, and is used\nby ==.
source§
fn ne(&self, other: &Self) -> bool
This method tests for !=. The default implementation is almost always\nsufficient, and should not be overridden without very good reason.
","PartialEq","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> PartialOrd for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + PartialOrd,
Lexicographic order. For the SIMD elementwise minimum and maximum, use simd_min and simd_max instead.
\n
source§
fn partial_cmp(&self, other: &Self) -> Option<Ordering>
This method returns an ordering between self and other values if one exists. Read more
1.0.0 · source§
fn lt(&self, other: &Rhs) -> bool
This method tests less than (for self and other) and is used by the < operator. Read more
1.0.0 · source§
fn le(&self, other: &Rhs) -> bool
This method tests less than or equal to (for self and other) and is used by the <=\noperator. Read more
1.0.0 · source§
fn gt(&self, other: &Rhs) -> bool
This method tests greater than (for self and other) and is used by the > operator. Read more
1.0.0 · source§
fn ge(&self, other: &Rhs) -> bool
This method tests greater than or equal to (for self and other) and is used by the >=\noperator. Read more
","PartialOrd","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<f32, N>> for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<f64, N>> for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<i16, N>> for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<i32, N>> for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<i64, N>> for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<i8, N>> for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<isize, N>> for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<u16, N>> for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<u32, N>> for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<u64, N>> for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<u8, N>> for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<usize, N>> for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> Product for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Product for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Product for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Product for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Product for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Product for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Product for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Product for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Product for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Product for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Product for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Product for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, const N: usize> Rem<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Rem<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: &Simd<T, N>) -> Self::Output
Performs the % operation. Read more
","Rem<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Rem for Simd<f32, N>
where\n    f32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f32, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Rem for Simd<f64, N>
where\n    f64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f64, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Rem for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Rem for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Rem for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Rem for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Rem for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Rem for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Rem for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Rem for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Rem for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Rem for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> RemAssign<U> for Simd<T, N>
where\n    Self: Rem<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn rem_assign(&mut self, rhs: U)
Performs the %= operation. Read more
","RemAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Shl<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Shl<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &Simd<T, N>) -> Self::Output
Performs the << operation. Read more
","Shl<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Shl<&i16> for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &i16) -> Self::Output
Performs the << operation. Read more
","Shl<&i16>","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Shl<&i32> for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &i32) -> Self::Output
Performs the << operation. Read more
","Shl<&i32>","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Shl<&i64> for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &i64) -> Self::Output
Performs the << operation. Read more
","Shl<&i64>","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Shl<&i8> for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &i8) -> Self::Output
Performs the << operation. Read more
","Shl<&i8>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Shl<&isize> for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &isize) -> Self::Output
Performs the << operation. Read more
","Shl<&isize>","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Shl<&u16> for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &u16) -> Self::Output
Performs the << operation. Read more
","Shl<&u16>","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Shl<&u32> for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &u32) -> Self::Output
Performs the << operation. Read more
","Shl<&u32>","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Shl<&u64> for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &u64) -> Self::Output
Performs the << operation. Read more
","Shl<&u64>","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Shl<&u8> for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &u8) -> Self::Output
Performs the << operation. Read more
","Shl<&u8>","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Shl<&usize> for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &usize) -> Self::Output
Performs the << operation. Read more
","Shl<&usize>","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> Shl<i16> for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: i16) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Shl<i32> for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: i32) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Shl<i64> for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: i64) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Shl<i8> for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: i8) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Shl<isize> for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: isize) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Shl<u16> for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: u16) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Shl<u32> for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: u32) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Shl<u64> for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: u64) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Shl<u8> for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: u8) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Shl<usize> for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: usize) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> Shl for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Shl for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Shl for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Shl for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Shl for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Shl for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Shl for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Shl for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Shl for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Shl for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> ShlAssign<U> for Simd<T, N>
where\n    Self: Shl<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn shl_assign(&mut self, rhs: U)
Performs the <<= operation. Read more
","ShlAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Shr<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Shr<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &Simd<T, N>) -> Self::Output
Performs the >> operation. Read more
","Shr<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Shr<&i16> for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &i16) -> Self::Output
Performs the >> operation. Read more
","Shr<&i16>","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Shr<&i32> for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &i32) -> Self::Output
Performs the >> operation. Read more
","Shr<&i32>","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Shr<&i64> for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &i64) -> Self::Output
Performs the >> operation. Read more
","Shr<&i64>","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Shr<&i8> for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &i8) -> Self::Output
Performs the >> operation. Read more
","Shr<&i8>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Shr<&isize> for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &isize) -> Self::Output
Performs the >> operation. Read more
","Shr<&isize>","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Shr<&u16> for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &u16) -> Self::Output
Performs the >> operation. Read more
","Shr<&u16>","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Shr<&u32> for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &u32) -> Self::Output
Performs the >> operation. Read more
","Shr<&u32>","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Shr<&u64> for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &u64) -> Self::Output
Performs the >> operation. Read more
","Shr<&u64>","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Shr<&u8> for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &u8) -> Self::Output
Performs the >> operation. Read more
","Shr<&u8>","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Shr<&usize> for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &usize) -> Self::Output
Performs the >> operation. Read more
","Shr<&usize>","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> Shr<i16> for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: i16) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Shr<i32> for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: i32) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Shr<i64> for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: i64) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Shr<i8> for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: i8) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Shr<isize> for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: isize) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Shr<u16> for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: u16) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Shr<u32> for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: u32) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Shr<u64> for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: u64) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Shr<u8> for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: u8) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Shr<usize> for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: usize) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> Shr for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Shr for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Shr for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Shr for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Shr for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Shr for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Shr for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Shr for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Shr for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Shr for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> ShrAssign<U> for Simd<T, N>
where\n    Self: Shr<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn shr_assign(&mut self, rhs: U)
Performs the >>= operation. Read more
","ShrAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Simd<T, N>
where\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source
pub fn reverse(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverse the order of the elements in the vector.
\n
source
pub fn rotate_elements_left<const OFFSET: usize>(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Rotates the vector such that the first OFFSET elements of the slice move to the end\nwhile the last self.len() - OFFSET elements move to the front. After calling rotate_elements_left,\nthe element previously at index OFFSET will become the first element in the slice.
\n
source
pub fn rotate_elements_right<const OFFSET: usize>(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Rotates the vector such that the first self.len() - OFFSET elements of the vector move to\nthe end while the last OFFSET elements move to the front. After calling rotate_elements_right,\nthe element previously at index self.len() - OFFSET will become the first element in the slice.
\n
source
pub fn interleave(self, other: Self) -> (Self, Self)
🔬This is a nightly-only experimental API. (portable_simd)
Interleave two vectors.
\n
The resulting vectors contain elements taken alternatively from self and other, first\nfilling the first result, and then the second.
\n
The reverse of this operation is Simd::deinterleave.
\n\n
let a = Simd::from_array([0, 1, 2, 3]);\nlet b = Simd::from_array([4, 5, 6, 7]);\nlet (x, y) = a.interleave(b);\nassert_eq!(x.to_array(), [0, 4, 1, 5]);\nassert_eq!(y.to_array(), [2, 6, 3, 7]);
\n
source
pub fn deinterleave(self, other: Self) -> (Self, Self)
🔬This is a nightly-only experimental API. (portable_simd)
Deinterleave two vectors.
\n
The first result takes every other element of self and then other, starting with\nthe first element.
\n
The second result takes every other element of self and then other, starting with\nthe second element.
\n
The reverse of this operation is Simd::interleave.
\n\n
let a = Simd::from_array([0, 4, 1, 5]);\nlet b = Simd::from_array([2, 6, 3, 7]);\nlet (x, y) = a.deinterleave(b);\nassert_eq!(x.to_array(), [0, 1, 2, 3]);\nassert_eq!(y.to_array(), [4, 5, 6, 7]);
\n
source
pub fn resize<const M: usize>(self, value: T) -> Simd<T, M>
where\n    LaneCount<M>: SupportedLaneCount,
🔬This is a nightly-only experimental API. (portable_simd)
Resize a vector.
\n
If M > N, extends the length of a vector, setting the new elements to value.\nIf M < N, truncates the vector to the first M elements.
\n\n
let x = u32x4::from_array([0, 1, 2, 3]);\nassert_eq!(x.resize::<8>(9).to_array(), [0, 1, 2, 3, 9, 9, 9, 9]);\nassert_eq!(x.resize::<2>(9).to_array(), [0, 1]);
\n
",0,"core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source
pub const LEN: usize = N
🔬This is a nightly-only experimental API. (portable_simd)
Number of elements in this vector.
\n
source
pub const fn len(&self) -> usize
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of elements in this SIMD vector.
\n
§Examples
\n
let v = u32x4::splat(0);\nassert_eq!(v.len(), 4);
\n
source
pub const fn splat(value: T) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Constructs a new SIMD vector with all elements set to the given value.
\n
§Examples
\n
let v = u32x4::splat(8);\nassert_eq!(v.as_array(), &[8, 8, 8, 8]);
\n
source
pub const fn as_array(&self) -> &[T; N]
🔬This is a nightly-only experimental API. (portable_simd)
Returns an array reference containing the entire SIMD vector.
\n
§Examples
\n
let v: u64x4 = Simd::from_array([0, 1, 2, 3]);\nassert_eq!(v.as_array(), &[0, 1, 2, 3]);
\n
source
pub fn as_mut_array(&mut self) -> &mut [T; N]
🔬This is a nightly-only experimental API. (portable_simd)
Returns a mutable array reference containing the entire SIMD vector.
\n
source
pub const fn from_array(array: [T; N]) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts an array to a SIMD vector.
\n
source
pub const fn to_array(self) -> [T; N]
🔬This is a nightly-only experimental API. (portable_simd)
Converts a SIMD vector to an array.
\n
source
pub const fn from_slice(slice: &[T]) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts a slice to a SIMD vector containing slice[..N].
\n
§Panics
\n
Panics if the slice’s length is less than the vector’s Simd::N.\nUse load_or_default for an alternative that does not panic.
\n
§Example
\n
let source = vec![1, 2, 3, 4, 5, 6];\nlet v = u32x4::from_slice(&source);\nassert_eq!(v.as_array(), &[1, 2, 3, 4]);
\n
source
pub fn copy_to_slice(self, slice: &mut [T])
🔬This is a nightly-only experimental API. (portable_simd)
Writes a SIMD vector to the first N elements of a slice.
\n
§Panics
\n
Panics if the slice’s length is less than the vector’s Simd::N.
\n
§Example
\n
let mut dest = vec![0; 6];\nlet v = u32x4::from_array([1, 2, 3, 4]);\nv.copy_to_slice(&mut dest);\nassert_eq!(&dest, &[1, 2, 3, 4, 0, 0]);
\n
source
pub fn load_or_default(slice: &[T]) -> Self
where\n    T: Default,
🔬This is a nightly-only experimental API. (portable_simd)
Reads contiguous elements from slice. Elements are read so long as they’re in-bounds for\nthe slice. Otherwise, the default value for the element type is returned.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11];\n\nlet result = Simd::<i32, 4>::load_or_default(&vec);\nassert_eq!(result, Simd::from_array([10, 11, 0, 0]));
\n
source
pub fn load_or(slice: &[T], or: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads contiguous elements from slice. Elements are read so long as they’re in-bounds for\nthe slice. Otherwise, the corresponding value from or is passed through.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11];\nlet or = Simd::from_array([-5, -4, -3, -2]);\n\nlet result = Simd::load_or(&vec, or);\nassert_eq!(result, Simd::from_array([10, 11, -3, -2]));
\n
source
pub fn load_select_or_default(\n    slice: &[T],\n    enable: Mask<<T as SimdElement>::Mask, N>\n) -> Self
where\n    T: Default,
🔬This is a nightly-only experimental API. (portable_simd)
Reads contiguous elements from slice. Each element is read from memory if its\ncorresponding element in enable is true.
\n
When the element is disabled or out of bounds for the slice, that memory location\nis not accessed and the corresponding value from or is passed through.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet enable = Mask::from_array([true, true, false, true]);\nlet or = Simd::from_array([-5, -4, -3, -2]);\n\nlet result = Simd::load_select(&vec, enable, or);\nassert_eq!(result, Simd::from_array([10, 11, -3, 13]));
\n
source
pub fn load_select(\n    slice: &[T],\n    enable: Mask<<T as SimdElement>::Mask, N>,\n    or: Self\n) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads contiguous elements from slice. Each element is read from memory if its\ncorresponding element in enable is true.
\n
When the element is disabled or out of bounds for the slice, that memory location\nis not accessed and the corresponding value from or is passed through.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet enable = Mask::from_array([true, true, false, true]);\nlet or = Simd::from_array([-5, -4, -3, -2]);\n\nlet result = Simd::load_select(&vec, enable, or);\nassert_eq!(result, Simd::from_array([10, 11, -3, 13]));
\n
source
pub unsafe fn load_select_unchecked(\n    slice: &[T],\n    enable: Mask<<T as SimdElement>::Mask, N>,\n    or: Self\n) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads contiguous elements from slice. Each element is read from memory if its\ncorresponding element in enable is true.
\n
When the element is disabled, that memory location is not accessed and the corresponding\nvalue from or is passed through.
\n
source
pub unsafe fn load_select_ptr(\n    ptr: *const T,\n    enable: Mask<<T as SimdElement>::Mask, N>,\n    or: Self\n) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads contiguous elements starting at ptr. Each element is read from memory if its\ncorresponding element in enable is true.
\n
When the element is disabled, that memory location is not accessed and the corresponding\nvalue from or is passed through.
\n
source
pub fn gather_or(slice: &[T], idxs: Simd<usize, N>, or: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads from potentially discontiguous indices in slice to construct a SIMD vector.\nIf an index is out-of-bounds, the element is instead selected from the or vector.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 5]);  // Note the index that is out-of-bounds\nlet alt = Simd::from_array([-5, -4, -3, -2]);\n\nlet result = Simd::gather_or(&vec, idxs, alt);\nassert_eq!(result, Simd::from_array([-5, 13, 10, 15]));
\n
source
pub fn gather_or_default(slice: &[T], idxs: Simd<usize, N>) -> Self
where\n    T: Default,
🔬This is a nightly-only experimental API. (portable_simd)
Reads from indices in slice to construct a SIMD vector.\nIf an index is out-of-bounds, the element is set to the default given by T: Default.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 5]);  // Note the index that is out-of-bounds\n\nlet result = Simd::gather_or_default(&vec, idxs);\nassert_eq!(result, Simd::from_array([0, 13, 10, 15]));
\n
source
pub fn gather_select(\n    slice: &[T],\n    enable: Mask<isize, N>,\n    idxs: Simd<usize, N>,\n    or: Self\n) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads from indices in slice to construct a SIMD vector.\nThe mask enables all true indices and disables all false indices.\nIf an index is disabled or is out-of-bounds, the element is selected from the or vector.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 5]); // Includes an out-of-bounds index\nlet alt = Simd::from_array([-5, -4, -3, -2]);\nlet enable = Mask::from_array([true, true, true, false]); // Includes a masked element\n\nlet result = Simd::gather_select(&vec, enable, idxs, alt);\nassert_eq!(result, Simd::from_array([-5, 13, 10, -2]));
\n
source
pub unsafe fn gather_select_unchecked(\n    slice: &[T],\n    enable: Mask<isize, N>,\n    idxs: Simd<usize, N>,\n    or: Self\n) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads from indices in slice to construct a SIMD vector.\nThe mask enables all true indices and disables all false indices.\nIf an index is disabled, the element is selected from the or vector.
\n
§Safety
\n
Calling this function with an enabled out-of-bounds index is undefined behavior\neven if the resulting value is not used.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 5]); // Includes an out-of-bounds index\nlet alt = Simd::from_array([-5, -4, -3, -2]);\nlet enable = Mask::from_array([true, true, true, false]); // Includes a masked element\n// If this mask was used to gather, it would be unsound. Let's fix that.\nlet enable = enable & idxs.simd_lt(Simd::splat(vec.len()));\n\n// The out-of-bounds index has been masked, so it's safe to gather now.\nlet result = unsafe { Simd::gather_select_unchecked(&vec, enable, idxs, alt) };\nassert_eq!(result, Simd::from_array([-5, 13, 10, -2]));
\n
source
pub unsafe fn gather_ptr(source: Simd<*const T, N>) -> Self
where\n    T: Default,
🔬This is a nightly-only experimental API. (portable_simd)
Read elementwise from pointers into a SIMD vector.
\n
§Safety
\n
Each read must satisfy the same conditions as core::ptr::read.
\n
§Example
\n
let values = [6, 2, 4, 9];\nlet offsets = Simd::from_array([1, 0, 0, 3]);\nlet source = Simd::splat(values.as_ptr()).wrapping_add(offsets);\nlet gathered = unsafe { Simd::gather_ptr(source) };\nassert_eq!(gathered, Simd::from_array([2, 6, 6, 9]));
\n
source
pub unsafe fn gather_select_ptr(\n    source: Simd<*const T, N>,\n    enable: Mask<isize, N>,\n    or: Self\n) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Conditionally read elementwise from pointers into a SIMD vector.\nThe mask enables all true pointers and disables all false pointers.\nIf a pointer is disabled, the element is selected from the or vector,\nand no read is performed.
\n
§Safety
\n
Enabled elements must satisfy the same conditions as core::ptr::read.
\n
§Example
\n
let values = [6, 2, 4, 9];\nlet enable = Mask::from_array([true, true, false, true]);\nlet offsets = Simd::from_array([1, 0, 0, 3]);\nlet source = Simd::splat(values.as_ptr()).wrapping_add(offsets);\nlet gathered = unsafe { Simd::gather_select_ptr(source, enable, Simd::splat(0)) };\nassert_eq!(gathered, Simd::from_array([2, 6, 0, 9]));
\n
source
pub fn store_select(\n    self,\n    slice: &mut [T],\n    enable: Mask<<T as SimdElement>::Mask, N>\n)
🔬This is a nightly-only experimental API. (portable_simd)
Conditionally write contiguous elements to slice. The enable mask controls\nwhich elements are written, as long as they’re in-bounds of the slice.\nIf the element is disabled or out of bounds, no memory access to that location\nis made.
\n
§Examples
\n
let mut arr = [0i32; 4];\nlet write = Simd::from_array([-5, -4, -3, -2]);\nlet enable = Mask::from_array([false, true, true, true]);\n\nwrite.store_select(&mut arr[..3], enable);\nassert_eq!(arr, [0, -4, -3, 0]);
\n
source
pub unsafe fn store_select_unchecked(\n    self,\n    slice: &mut [T],\n    enable: Mask<<T as SimdElement>::Mask, N>\n)
🔬This is a nightly-only experimental API. (portable_simd)
Conditionally write contiguous elements to slice. The enable mask controls\nwhich elements are written.
\n
§Safety
\n
Every enabled element must be in bounds for the slice.
\n
§Examples
\n
let mut arr = [0i32; 4];\nlet write = Simd::from_array([-5, -4, -3, -2]);\nlet enable = Mask::from_array([false, true, true, true]);\n\nunsafe { write.store_select_unchecked(&mut arr, enable) };\nassert_eq!(arr, [0, -4, -3, -2]);
\n
source
pub unsafe fn store_select_ptr(\n    self,\n    ptr: *mut T,\n    enable: Mask<<T as SimdElement>::Mask, N>\n)
🔬This is a nightly-only experimental API. (portable_simd)
Conditionally write contiguous elements starting from ptr.\nThe enable mask controls which elements are written.\nWhen disabled, the memory location corresponding to that element is not accessed.
\n
§Safety
\n
Memory addresses for element are calculated pointer::wrapping_offset and\neach enabled element must satisfy the same conditions as core::ptr::write.
\n
source
pub fn scatter(self, slice: &mut [T], idxs: Simd<usize, N>)
🔬This is a nightly-only experimental API. (portable_simd)
Writes the values in a SIMD vector to potentially discontiguous indices in slice.\nIf an index is out-of-bounds, the write is suppressed without panicking.\nIf two elements in the scattered vector would write to the same index\nonly the last element is guaranteed to actually be written.
\n
§Examples
\n
let mut vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 0]); // Note the duplicate index.\nlet vals = Simd::from_array([-27, 82, -41, 124]);\n\nvals.scatter(&mut vec, idxs); // two logical writes means the last wins.\nassert_eq!(vec, vec![124, 11, 12, 82, 14, 15, 16, 17, 18]);
\n
source
pub fn scatter_select(\n    self,\n    slice: &mut [T],\n    enable: Mask<isize, N>,\n    idxs: Simd<usize, N>\n)
🔬This is a nightly-only experimental API. (portable_simd)
Writes values from a SIMD vector to multiple potentially discontiguous indices in slice.\nThe mask enables all true indices and disables all false indices.\nIf an enabled index is out-of-bounds, the write is suppressed without panicking.\nIf two enabled elements in the scattered vector would write to the same index,\nonly the last element is guaranteed to actually be written.
\n
§Examples
\n
let mut vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 0]); // Includes an out-of-bounds index\nlet vals = Simd::from_array([-27, 82, -41, 124]);\nlet enable = Mask::from_array([true, true, true, false]); // Includes a masked element\n\nvals.scatter_select(&mut vec, enable, idxs); // The last write is masked, thus omitted.\nassert_eq!(vec, vec![-41, 11, 12, 82, 14, 15, 16, 17, 18]);
\n
source
pub unsafe fn scatter_select_unchecked(\n    self,\n    slice: &mut [T],\n    enable: Mask<isize, N>,\n    idxs: Simd<usize, N>\n)
🔬This is a nightly-only experimental API. (portable_simd)
Writes values from a SIMD vector to multiple potentially discontiguous indices in slice.\nThe mask enables all true indices and disables all false indices.\nIf two enabled elements in the scattered vector would write to the same index,\nonly the last element is guaranteed to actually be written.
\n
§Safety
\n
Calling this function with an enabled out-of-bounds index is undefined behavior,\nand may lead to memory corruption.
\n
§Examples
\n
let mut vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 0]);\nlet vals = Simd::from_array([-27, 82, -41, 124]);\nlet enable = Mask::from_array([true, true, true, false]); // Masks the final index\n// If this mask was used to scatter, it would be unsound. Let's fix that.\nlet enable = enable & idxs.simd_lt(Simd::splat(vec.len()));\n\n// We have masked the OOB index, so it's safe to scatter now.\nunsafe { vals.scatter_select_unchecked(&mut vec, enable, idxs); }\n// The second write to index 0 was masked, thus omitted.\nassert_eq!(vec, vec![-41, 11, 12, 82, 14, 15, 16, 17, 18]);
\n
source
pub unsafe fn scatter_ptr(self, dest: Simd<*mut T, N>)
🔬This is a nightly-only experimental API. (portable_simd)
Write pointers elementwise into a SIMD vector.
\n
§Safety
\n
Each write must satisfy the same conditions as core::ptr::write.
\n
§Example
\n
let mut values = [0; 4];\nlet offset = Simd::from_array([3, 2, 1, 0]);\nlet ptrs = Simd::splat(values.as_mut_ptr()).wrapping_add(offset);\nunsafe { Simd::from_array([6, 3, 5, 7]).scatter_ptr(ptrs); }\nassert_eq!(values, [7, 5, 3, 6]);
\n
source
pub unsafe fn scatter_select_ptr(\n    self,\n    dest: Simd<*mut T, N>,\n    enable: Mask<isize, N>\n)
🔬This is a nightly-only experimental API. (portable_simd)
Conditionally write pointers elementwise into a SIMD vector.\nThe mask enables all true pointers and disables all false pointers.\nIf a pointer is disabled, the write to its pointee is skipped.
\n
§Safety
\n
Enabled pointers must satisfy the same conditions as core::ptr::write.
\n
§Example
\n
let mut values = [0; 4];\nlet offset = Simd::from_array([3, 2, 1, 0]);\nlet ptrs = Simd::splat(values.as_mut_ptr()).wrapping_add(offset);\nlet enable = Mask::from_array([true, true, false, false]);\nunsafe { Simd::from_array([6, 3, 5, 7]).scatter_select_ptr(ptrs, enable); }\nassert_eq!(values, [0, 0, 3, 6]);
\n
",0,"core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source
pub fn swizzle_dyn(self, idxs: Simd<u8, N>) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Swizzle a vector of bytes according to the index vector.\nIndices within range select the appropriate byte.\nIndices “out of bounds” instead select 0.
\n
Note that the current implementation is selected during build-time\nof the standard library, so cargo build -Zbuild-std may be necessary\nto unlock better performance, especially for larger vectors.\nA planned compiler improvement will enable using #[target_feature] instead.
\n
",0,"core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> SimdFloat for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i32 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = f32
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Bits = Simd<u32, N>
🔬This is a nightly-only experimental API. (portable_simd)
Bit representation of this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
unsafe fn to_int_unchecked<I: SimdCast>(self) -> Self::Cast<I>
where\n    Self::Scalar: FloatToInt<I>,
🔬This is a nightly-only experimental API. (portable_simd)
Rounds toward zero and converts to the same-width integer type, assuming that\nthe value is finite and fits in that type. Read more
source§
fn to_bits(self) -> Simd<u32, N>
🔬This is a nightly-only experimental API. (portable_simd)
Raw transmutation to an unsigned integer vector type with the\nsame size and number of elements.
source§
fn from_bits(bits: Simd<u32, N>) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Raw transmutation from an unsigned integer vector type with the\nsame size and number of elements.
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Produces a vector where every element has the absolute value of the\nequivalently-indexed element in self.
source§
fn recip(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Takes the reciprocal (inverse) of each element, 1/x.
source§
fn to_degrees(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts each element from radians to degrees.
source§
fn to_radians(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts each element from degrees to radians.
source§
fn is_sign_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if it has a positive sign, including\n+0.0, NaNs with positive sign bit and positive infinity.
source§
fn is_sign_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if it has a negative sign, including\n-0.0, NaNs with negative sign bit and negative infinity.
source§
fn is_nan(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is NaN.
source§
fn is_infinite(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is positive infinity or negative infinity.
source§
fn is_finite(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is neither infinite nor NaN.
source§
fn is_subnormal(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is subnormal.
source§
fn is_normal(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is neither zero, infinite,\nsubnormal, nor NaN.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Replaces each element with a number that represents its sign. Read more
source§
fn copysign(self, sign: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns each element with the magnitude of self and the sign of sign. Read more
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum of each element. Read more
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum of each element. Read more
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval unless it is NaN. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Reducing multiply.  Returns the product of the elements of the vector. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
","SimdFloat","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> SimdFloat for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i64 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = f64
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Bits = Simd<u64, N>
🔬This is a nightly-only experimental API. (portable_simd)
Bit representation of this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
unsafe fn to_int_unchecked<I: SimdCast>(self) -> Self::Cast<I>
where\n    Self::Scalar: FloatToInt<I>,
🔬This is a nightly-only experimental API. (portable_simd)
Rounds toward zero and converts to the same-width integer type, assuming that\nthe value is finite and fits in that type. Read more
source§
fn to_bits(self) -> Simd<u64, N>
🔬This is a nightly-only experimental API. (portable_simd)
Raw transmutation to an unsigned integer vector type with the\nsame size and number of elements.
source§
fn from_bits(bits: Simd<u64, N>) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Raw transmutation from an unsigned integer vector type with the\nsame size and number of elements.
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Produces a vector where every element has the absolute value of the\nequivalently-indexed element in self.
source§
fn recip(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Takes the reciprocal (inverse) of each element, 1/x.
source§
fn to_degrees(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts each element from radians to degrees.
source§
fn to_radians(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts each element from degrees to radians.
source§
fn is_sign_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if it has a positive sign, including\n+0.0, NaNs with positive sign bit and positive infinity.
source§
fn is_sign_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if it has a negative sign, including\n-0.0, NaNs with negative sign bit and negative infinity.
source§
fn is_nan(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is NaN.
source§
fn is_infinite(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is positive infinity or negative infinity.
source§
fn is_finite(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is neither infinite nor NaN.
source§
fn is_subnormal(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is subnormal.
source§
fn is_normal(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is neither zero, infinite,\nsubnormal, nor NaN.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Replaces each element with a number that represents its sign. Read more
source§
fn copysign(self, sign: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns each element with the magnitude of self and the sign of sign. Read more
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum of each element. Read more
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum of each element. Read more
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval unless it is NaN. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Reducing multiply.  Returns the product of the elements of the vector. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
","SimdFloat","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> SimdInt for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i16 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = i16
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Unsigned = Simd<u16, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector of unsigned integers with the same element size.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise absolute value, implemented in Rust.\nEvery element becomes its absolute value. Read more
source§
fn saturating_abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating absolute value, implemented in Rust.\nAs abs(), except the MIN value becomes MAX instead of itself. Read more
source§
fn saturating_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating negation, implemented in Rust.\nAs neg(), except the MIN value becomes MAX instead of itself. Read more
source§
fn is_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each positive element and false if it is zero or negative.
source§
fn is_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each negative element and false if it is zero or positive.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns numbers representing the sign of each element. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdInt","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> SimdInt for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i32 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = i32
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Unsigned = Simd<u32, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector of unsigned integers with the same element size.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise absolute value, implemented in Rust.\nEvery element becomes its absolute value. Read more
source§
fn saturating_abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating absolute value, implemented in Rust.\nAs abs(), except the MIN value becomes MAX instead of itself. Read more
source§
fn saturating_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating negation, implemented in Rust.\nAs neg(), except the MIN value becomes MAX instead of itself. Read more
source§
fn is_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each positive element and false if it is zero or negative.
source§
fn is_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each negative element and false if it is zero or positive.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns numbers representing the sign of each element. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdInt","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> SimdInt for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i64 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = i64
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Unsigned = Simd<u64, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector of unsigned integers with the same element size.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise absolute value, implemented in Rust.\nEvery element becomes its absolute value. Read more
source§
fn saturating_abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating absolute value, implemented in Rust.\nAs abs(), except the MIN value becomes MAX instead of itself. Read more
source§
fn saturating_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating negation, implemented in Rust.\nAs neg(), except the MIN value becomes MAX instead of itself. Read more
source§
fn is_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each positive element and false if it is zero or negative.
source§
fn is_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each negative element and false if it is zero or positive.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns numbers representing the sign of each element. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdInt","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> SimdInt for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i8 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = i8
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Unsigned = Simd<u8, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector of unsigned integers with the same element size.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise absolute value, implemented in Rust.\nEvery element becomes its absolute value. Read more
source§
fn saturating_abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating absolute value, implemented in Rust.\nAs abs(), except the MIN value becomes MAX instead of itself. Read more
source§
fn saturating_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating negation, implemented in Rust.\nAs neg(), except the MIN value becomes MAX instead of itself. Read more
source§
fn is_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each positive element and false if it is zero or negative.
source§
fn is_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each negative element and false if it is zero or positive.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns numbers representing the sign of each element. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdInt","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> SimdInt for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<isize as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = isize
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Unsigned = Simd<usize, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector of unsigned integers with the same element size.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise absolute value, implemented in Rust.\nEvery element becomes its absolute value. Read more
source§
fn saturating_abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating absolute value, implemented in Rust.\nAs abs(), except the MIN value becomes MAX instead of itself. Read more
source§
fn saturating_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating negation, implemented in Rust.\nAs neg(), except the MIN value becomes MAX instead of itself. Read more
source§
fn is_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each positive element and false if it is zero or negative.
source§
fn is_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each negative element and false if it is zero or positive.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns numbers representing the sign of each element. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdInt","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> SimdOrd for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> SimdOrd for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> SimdOrd for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> SimdOrd for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> SimdOrd for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> SimdOrd for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> SimdOrd for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> SimdOrd for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> SimdOrd for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> SimdOrd for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<f32 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<f64 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i16 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i32 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i64 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i8 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<isize as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<u16 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<u32 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<u64 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<u8 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<usize as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> SimdUint for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Scalar = u16
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn wrapping_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Wrapping negation. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition.
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication.
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector.
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector.
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdUint","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> SimdUint for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Scalar = u32
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn wrapping_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Wrapping negation. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition.
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication.
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector.
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector.
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdUint","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> SimdUint for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Scalar = u64
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn wrapping_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Wrapping negation. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition.
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication.
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector.
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector.
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdUint","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> SimdUint for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Scalar = u8
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn wrapping_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Wrapping negation. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition.
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication.
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector.
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector.
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdUint","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> SimdUint for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Scalar = usize
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn wrapping_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Wrapping negation. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition.
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication.
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector.
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector.
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdUint","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, const N: usize> Sub<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Sub<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: &Simd<T, N>) -> Self::Output
Performs the - operation. Read more
","Sub<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Sub for Simd<f32, N>
where\n    f32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f32, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Sub for Simd<f64, N>
where\n    f64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f64, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Sub for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Sub for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Sub for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Sub for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Sub for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Sub for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Sub for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Sub for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Sub for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Sub for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> SubAssign<U> for Simd<T, N>
where\n    Self: Sub<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn sub_assign(&mut self, rhs: U)
Performs the -= operation. Read more
","SubAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<f32, N>> for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<f64, N>> for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<i16, N>> for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<i32, N>> for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<i64, N>> for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<i8, N>> for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<isize, N>> for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<u16, N>> for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<u32, N>> for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<u64, N>> for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<u8, N>> for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<usize, N>> for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> Sum for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Sum for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Sum for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Sum for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Sum for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Sum for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Sum for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Sum for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Sum for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Sum for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Sum for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Sum for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl ToBytes for Simd<f32, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f32x1"],["
source§
impl ToBytes for Simd<f32, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f32x16"],["
source§
impl ToBytes for Simd<f32, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f32x2"],["
source§
impl ToBytes for Simd<f32, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f32x4"],["
source§
impl ToBytes for Simd<f32, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f32x8"],["
source§
impl ToBytes for Simd<f64, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f64x1"],["
source§
impl ToBytes for Simd<f64, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f64x2"],["
source§
impl ToBytes for Simd<f64, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f64x4"],["
source§
impl ToBytes for Simd<f64, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f64x8"],["
source§
impl ToBytes for Simd<i16, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i16x1"],["
source§
impl ToBytes for Simd<i16, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i16x16"],["
source§
impl ToBytes for Simd<i16, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i16x2"],["
source§
impl ToBytes for Simd<i16, 32>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i16x32"],["
source§
impl ToBytes for Simd<i16, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i16x4"],["
source§
impl ToBytes for Simd<i16, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i16x8"],["
source§
impl ToBytes for Simd<i32, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i32x1"],["
source§
impl ToBytes for Simd<i32, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i32x16"],["
source§
impl ToBytes for Simd<i32, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i32x2"],["
source§
impl ToBytes for Simd<i32, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i32x4"],["
source§
impl ToBytes for Simd<i32, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i32x8"],["
source§
impl ToBytes for Simd<i64, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i64x1"],["
source§
impl ToBytes for Simd<i64, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i64x2"],["
source§
impl ToBytes for Simd<i64, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i64x4"],["
source§
impl ToBytes for Simd<i64, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i64x8"],["
source§
impl ToBytes for Simd<i8, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x1"],["
source§
impl ToBytes for Simd<i8, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x16"],["
source§
impl ToBytes for Simd<i8, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x2"],["
source§
impl ToBytes for Simd<i8, 32>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x32"],["
source§
impl ToBytes for Simd<i8, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x4"],["
source§
impl ToBytes for Simd<i8, 64>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x64"],["
source§
impl ToBytes for Simd<i8, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x8"],["
source§
impl ToBytes for Simd<isize, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::isizex1"],["
source§
impl ToBytes for Simd<isize, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::isizex2"],["
source§
impl ToBytes for Simd<isize, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::isizex4"],["
source§
impl ToBytes for Simd<isize, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::isizex8"],["
source§
impl ToBytes for Simd<u16, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u16x1"],["
source§
impl ToBytes for Simd<u16, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u16x16"],["
source§
impl ToBytes for Simd<u16, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u16x2"],["
source§
impl ToBytes for Simd<u16, 32>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u16x32"],["
source§
impl ToBytes for Simd<u16, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u16x4"],["
source§
impl ToBytes for Simd<u16, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u16x8"],["
source§
impl ToBytes for Simd<u32, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u32x1"],["
source§
impl ToBytes for Simd<u32, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u32x16"],["
source§
impl ToBytes for Simd<u32, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u32x2"],["
source§
impl ToBytes for Simd<u32, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u32x4"],["
source§
impl ToBytes for Simd<u32, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u32x8"],["
source§
impl ToBytes for Simd<u64, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u64x1"],["
source§
impl ToBytes for Simd<u64, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u64x2"],["
source§
impl ToBytes for Simd<u64, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u64x4"],["
source§
impl ToBytes for Simd<u64, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u64x8"],["
source§
impl ToBytes for Simd<u8, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x1"],["
source§
impl ToBytes for Simd<u8, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x16"],["
source§
impl ToBytes for Simd<u8, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x2"],["
source§
impl ToBytes for Simd<u8, 32>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x32"],["
source§
impl ToBytes for Simd<u8, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x4"],["
source§
impl ToBytes for Simd<u8, 64>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x64"],["
source§
impl ToBytes for Simd<u8, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x8"],["
source§
impl ToBytes for Simd<usize, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::usizex1"],["
source§
impl ToBytes for Simd<usize, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::usizex2"],["
source§
impl ToBytes for Simd<usize, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::usizex4"],["
source§
impl ToBytes for Simd<usize, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::usizex8"],["
source§
impl<T, const N: usize> TryFrom<&[T]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
§
type Error = TryFromSliceError
The type returned in the event of a conversion error.
source§
fn try_from(slice: &[T]) -> Result<Self, TryFromSliceError>
Performs the conversion.
","TryFrom<&[T]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> TryFrom<&mut [T]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
§
type Error = TryFromSliceError
The type returned in the event of a conversion error.
source§
fn try_from(slice: &mut [T]) -> Result<Self, TryFromSliceError>
Performs the conversion.
","TryFrom<&mut [T]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Copy for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
","Copy","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Eq for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + Eq,
","Eq","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"]]
+"core_simd":[["
source§
impl<T, const N: usize> Add<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Add<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: &Simd<T, N>) -> Self::Output
Performs the + operation. Read more
","Add<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Add for Simd<f32, N>
where\n    f32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f32, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Add for Simd<f64, N>
where\n    f64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f64, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Add for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Add for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Add for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Add for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Add for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Add for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Add for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Add for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Add for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Add for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the + operator.
source§
fn add(self, rhs: Self) -> Self::Output
Performs the + operation. Read more
","Add","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> AddAssign<U> for Simd<T, N>
where\n    Self: Add<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn add_assign(&mut self, rhs: U)
Performs the += operation. Read more
","AddAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> AsMut<[T]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source§
fn as_mut(&mut self) -> &mut [T]
Converts this type into a mutable reference of the (usually inferred) input type.
","AsMut<[T]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> AsMut<[T; N]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source§
fn as_mut(&mut self) -> &mut [T; N]
Converts this type into a mutable reference of the (usually inferred) input type.
","AsMut<[T; N]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> AsRef<[T]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source§
fn as_ref(&self) -> &[T]
Converts this type into a shared reference of the (usually inferred) input type.
","AsRef<[T]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> AsRef<[T; N]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source§
fn as_ref(&self) -> &[T; N]
Converts this type into a shared reference of the (usually inferred) input type.
","AsRef<[T; N]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> BitAnd<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: BitAnd<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: &Simd<T, N>) -> Self::Output
Performs the & operation. Read more
","BitAnd<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> BitAnd for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> BitAnd for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> BitAnd for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> BitAnd for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> BitAnd for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> BitAnd for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> BitAnd for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> BitAnd for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> BitAnd for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> BitAnd for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the & operator.
source§
fn bitand(self, rhs: Self) -> Self::Output
Performs the & operation. Read more
","BitAnd","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> BitAndAssign<U> for Simd<T, N>
where\n    Self: BitAnd<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitand_assign(&mut self, rhs: U)
Performs the &= operation. Read more
","BitAndAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> BitOr<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: BitOr<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: &Simd<T, N>) -> Self::Output
Performs the | operation. Read more
","BitOr<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> BitOr for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> BitOr for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> BitOr for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> BitOr for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> BitOr for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> BitOr for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> BitOr for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> BitOr for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> BitOr for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> BitOr for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the | operator.
source§
fn bitor(self, rhs: Self) -> Self::Output
Performs the | operation. Read more
","BitOr","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> BitOrAssign<U> for Simd<T, N>
where\n    Self: BitOr<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitor_assign(&mut self, rhs: U)
Performs the |= operation. Read more
","BitOrAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> BitXor<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: BitXor<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: &Simd<T, N>) -> Self::Output
Performs the ^ operation. Read more
","BitXor<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> BitXor for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> BitXor for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> BitXor for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> BitXor for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> BitXor for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> BitXor for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> BitXor for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> BitXor for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> BitXor for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> BitXor for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the ^ operator.
source§
fn bitxor(self, rhs: Self) -> Self::Output
Performs the ^ operation. Read more
","BitXor","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> BitXorAssign<U> for Simd<T, N>
where\n    Self: BitXor<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn bitxor_assign(&mut self, rhs: U)
Performs the ^= operation. Read more
","BitXorAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Clone for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source§
fn clone(&self) -> Self
Returns a copy of the value. Read more
1.0.0 · source§
fn clone_from(&mut self, source: &Self)
Performs copy-assignment from source. Read more
","Clone","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Debug for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + Debug,
source§
fn fmt(&self, f: &mut Formatter<'_>) -> Result
A Simd<T, N> has a debug format like the one for [T]:
\n\n
let floats = Simd::<f32, 4>::splat(-1.0);\nassert_eq!(format!(\"{:?}\", [-1.0; 4]), format!(\"{:?}\", floats));
\n
","Debug","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Default for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + Default,
source§
fn default() -> Self
Returns the “default value” for a type. Read more
","Default","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Div<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Div<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: &Simd<T, N>) -> Self::Output
Performs the / operation. Read more
","Div<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Div for Simd<f32, N>
where\n    f32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f32, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Div for Simd<f64, N>
where\n    f64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f64, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Div for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Div for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Div for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Div for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Div for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Div for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Div for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Div for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Div for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Div for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the / operator.
source§
fn div(self, rhs: Self) -> Self::Output
Performs the / operation. Read more
","Div","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> DivAssign<U> for Simd<T, N>
where\n    Self: Div<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn div_assign(&mut self, rhs: U)
Performs the /= operation. Read more
","DivAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> From<[T; N]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source§
fn from(array: [T; N]) -> Self
Converts to this type from the input type.
","From<[T; N]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Hash for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + Hash,
source§
fn hash<H>(&self, state: &mut H)
where\n    H: Hasher,
Feeds this value into the given Hasher. Read more
1.3.0 · source§
fn hash_slice<H>(data: &[Self], state: &mut H)
where\n    H: Hasher,\n    Self: Sized,
Feeds a slice of this type into the given Hasher. Read more
","Hash","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<I, T, const N: usize> Index<I> for Simd<T, N>
where\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,\n    I: SliceIndex<[T]>,
§
type Output = <I as SliceIndex<[T]>>::Output
The returned type after indexing.
source§
fn index(&self, index: I) -> &Self::Output
Performs the indexing (container[index]) operation. Read more
","Index","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<I, T, const N: usize> IndexMut<I> for Simd<T, N>
where\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,\n    I: SliceIndex<[T]>,
source§
fn index_mut(&mut self, index: I) -> &mut Self::Output
Performs the mutable indexing (container[index]) operation. Read more
","IndexMut","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Mul<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Mul<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: &Simd<T, N>) -> Self::Output
Performs the * operation. Read more
","Mul<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Mul for Simd<f32, N>
where\n    f32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f32, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Mul for Simd<f64, N>
where\n    f64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f64, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Mul for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Mul for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Mul for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Mul for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Mul for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Mul for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Mul for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Mul for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Mul for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Mul for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the * operator.
source§
fn mul(self, rhs: Self) -> Self::Output
Performs the * operation. Read more
","Mul","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> MulAssign<U> for Simd<T, N>
where\n    Self: Mul<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn mul_assign(&mut self, rhs: U)
Performs the *= operation. Read more
","MulAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Neg for Simd<f32, N>
where\n    f32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f32, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Neg for Simd<f64, N>
where\n    f64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f64, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Neg for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Neg for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Neg for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Neg for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Neg for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the - operator.
source§
fn neg(self) -> Self::Output
Performs the unary - operation. Read more
","Neg","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Not for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Not for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Not for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Not for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Not for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Not for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Not for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Not for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Not for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Not for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the ! operator.
source§
fn not(self) -> Self::Output
Performs the unary ! operation. Read more
","Not","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, const N: usize> Ord for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + Ord,
Lexicographic order. For the SIMD elementwise minimum and maximum, use simd_min and simd_max instead.
\n
source§
fn cmp(&self, other: &Self) -> Ordering
This method returns an Ordering between self and other. Read more
1.21.0 · source§
fn max(self, other: Self) -> Self
where\n    Self: Sized,
Compares and returns the maximum of two values. Read more
1.21.0 · source§
fn min(self, other: Self) -> Self
where\n    Self: Sized,
Compares and returns the minimum of two values. Read more
1.50.0 · source§
fn clamp(self, min: Self, max: Self) -> Self
where\n    Self: Sized + PartialOrd,
Restrict a value to a certain interval. Read more
","Ord","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> PartialEq for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + PartialEq,
source§
fn eq(&self, other: &Self) -> bool
This method tests for self and other values to be equal, and is used\nby ==.
source§
fn ne(&self, other: &Self) -> bool
This method tests for !=. The default implementation is almost always\nsufficient, and should not be overridden without very good reason.
","PartialEq","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> PartialOrd for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + PartialOrd,
Lexicographic order. For the SIMD elementwise minimum and maximum, use simd_min and simd_max instead.
\n
source§
fn partial_cmp(&self, other: &Self) -> Option<Ordering>
This method returns an ordering between self and other values if one exists. Read more
1.0.0 · source§
fn lt(&self, other: &Rhs) -> bool
This method tests less than (for self and other) and is used by the < operator. Read more
1.0.0 · source§
fn le(&self, other: &Rhs) -> bool
This method tests less than or equal to (for self and other) and is used by the <=\noperator. Read more
1.0.0 · source§
fn gt(&self, other: &Rhs) -> bool
This method tests greater than (for self and other) and is used by the > operator. Read more
1.0.0 · source§
fn ge(&self, other: &Rhs) -> bool
This method tests greater than or equal to (for self and other) and is used by the >=\noperator. Read more
","PartialOrd","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<f32, N>> for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<f64, N>> for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<i16, N>> for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<i32, N>> for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<i64, N>> for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<i8, N>> for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<isize, N>> for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<u16, N>> for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<u32, N>> for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<u64, N>> for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<u8, N>> for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<'a, const N: usize> Product<&'a Simd<usize, N>> for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product<&'a Simd>","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> Product for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Product for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Product for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Product for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Product for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Product for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Product for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Product for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Product for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Product for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Product for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Product for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn product<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\nmultiplying the items.
","Product","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, const N: usize> Rem<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Rem<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: &Simd<T, N>) -> Self::Output
Performs the % operation. Read more
","Rem<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Rem for Simd<f32, N>
where\n    f32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f32, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Rem for Simd<f64, N>
where\n    f64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f64, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Rem for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Rem for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Rem for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Rem for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Rem for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Rem for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Rem for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Rem for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Rem for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Rem for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the % operator.
source§
fn rem(self, rhs: Self) -> Self::Output
Performs the % operation. Read more
","Rem","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> RemAssign<U> for Simd<T, N>
where\n    Self: Rem<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn rem_assign(&mut self, rhs: U)
Performs the %= operation. Read more
","RemAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Shl<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Shl<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &Simd<T, N>) -> Self::Output
Performs the << operation. Read more
","Shl<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Shl<&i16> for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &i16) -> Self::Output
Performs the << operation. Read more
","Shl<&i16>","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Shl<&i32> for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &i32) -> Self::Output
Performs the << operation. Read more
","Shl<&i32>","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Shl<&i64> for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &i64) -> Self::Output
Performs the << operation. Read more
","Shl<&i64>","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Shl<&i8> for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &i8) -> Self::Output
Performs the << operation. Read more
","Shl<&i8>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Shl<&isize> for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &isize) -> Self::Output
Performs the << operation. Read more
","Shl<&isize>","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Shl<&u16> for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &u16) -> Self::Output
Performs the << operation. Read more
","Shl<&u16>","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Shl<&u32> for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &u32) -> Self::Output
Performs the << operation. Read more
","Shl<&u32>","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Shl<&u64> for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &u64) -> Self::Output
Performs the << operation. Read more
","Shl<&u64>","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Shl<&u8> for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &u8) -> Self::Output
Performs the << operation. Read more
","Shl<&u8>","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Shl<&usize> for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: &usize) -> Self::Output
Performs the << operation. Read more
","Shl<&usize>","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> Shl<i16> for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: i16) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Shl<i32> for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: i32) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Shl<i64> for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: i64) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Shl<i8> for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: i8) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Shl<isize> for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: isize) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Shl<u16> for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: u16) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Shl<u32> for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: u32) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Shl<u64> for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: u64) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Shl<u8> for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: u8) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Shl<usize> for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: usize) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> Shl for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Shl for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Shl for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Shl for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Shl for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Shl for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Shl for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Shl for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Shl for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Shl for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the << operator.
source§
fn shl(self, rhs: Self) -> Self::Output
Performs the << operation. Read more
","Shl","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> ShlAssign<U> for Simd<T, N>
where\n    Self: Shl<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn shl_assign(&mut self, rhs: U)
Performs the <<= operation. Read more
","ShlAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Shr<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Shr<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &Simd<T, N>) -> Self::Output
Performs the >> operation. Read more
","Shr<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Shr<&i16> for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &i16) -> Self::Output
Performs the >> operation. Read more
","Shr<&i16>","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Shr<&i32> for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &i32) -> Self::Output
Performs the >> operation. Read more
","Shr<&i32>","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Shr<&i64> for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &i64) -> Self::Output
Performs the >> operation. Read more
","Shr<&i64>","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Shr<&i8> for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &i8) -> Self::Output
Performs the >> operation. Read more
","Shr<&i8>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Shr<&isize> for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &isize) -> Self::Output
Performs the >> operation. Read more
","Shr<&isize>","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Shr<&u16> for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &u16) -> Self::Output
Performs the >> operation. Read more
","Shr<&u16>","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Shr<&u32> for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &u32) -> Self::Output
Performs the >> operation. Read more
","Shr<&u32>","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Shr<&u64> for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &u64) -> Self::Output
Performs the >> operation. Read more
","Shr<&u64>","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Shr<&u8> for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &u8) -> Self::Output
Performs the >> operation. Read more
","Shr<&u8>","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Shr<&usize> for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: &usize) -> Self::Output
Performs the >> operation. Read more
","Shr<&usize>","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> Shr<i16> for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: i16) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Shr<i32> for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: i32) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Shr<i64> for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: i64) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Shr<i8> for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: i8) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Shr<isize> for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: isize) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Shr<u16> for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: u16) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Shr<u32> for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: u32) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Shr<u64> for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: u64) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Shr<u8> for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: u8) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Shr<usize> for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: usize) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> Shr for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Shr for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Shr for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Shr for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Shr for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Shr for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Shr for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Shr for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Shr for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Shr for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the >> operator.
source§
fn shr(self, rhs: Self) -> Self::Output
Performs the >> operation. Read more
","Shr","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> ShrAssign<U> for Simd<T, N>
where\n    Self: Shr<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn shr_assign(&mut self, rhs: U)
Performs the >>= operation. Read more
","ShrAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Simd<T, N>
where\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source
pub fn reverse(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverse the order of the elements in the vector.
\n
source
pub fn rotate_elements_left<const OFFSET: usize>(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Rotates the vector such that the first OFFSET elements of the slice move to the end\nwhile the last self.len() - OFFSET elements move to the front. After calling rotate_elements_left,\nthe element previously at index OFFSET will become the first element in the slice.
\n
source
pub fn rotate_elements_right<const OFFSET: usize>(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Rotates the vector such that the first self.len() - OFFSET elements of the vector move to\nthe end while the last OFFSET elements move to the front. After calling rotate_elements_right,\nthe element previously at index self.len() - OFFSET will become the first element in the slice.
\n
source
pub fn interleave(self, other: Self) -> (Self, Self)
🔬This is a nightly-only experimental API. (portable_simd)
Interleave two vectors.
\n
The resulting vectors contain elements taken alternatively from self and other, first\nfilling the first result, and then the second.
\n
The reverse of this operation is Simd::deinterleave.
\n\n
let a = Simd::from_array([0, 1, 2, 3]);\nlet b = Simd::from_array([4, 5, 6, 7]);\nlet (x, y) = a.interleave(b);\nassert_eq!(x.to_array(), [0, 4, 1, 5]);\nassert_eq!(y.to_array(), [2, 6, 3, 7]);
\n
source
pub fn deinterleave(self, other: Self) -> (Self, Self)
🔬This is a nightly-only experimental API. (portable_simd)
Deinterleave two vectors.
\n
The first result takes every other element of self and then other, starting with\nthe first element.
\n
The second result takes every other element of self and then other, starting with\nthe second element.
\n
The reverse of this operation is Simd::interleave.
\n\n
let a = Simd::from_array([0, 4, 1, 5]);\nlet b = Simd::from_array([2, 6, 3, 7]);\nlet (x, y) = a.deinterleave(b);\nassert_eq!(x.to_array(), [0, 1, 2, 3]);\nassert_eq!(y.to_array(), [4, 5, 6, 7]);
\n
source
pub fn resize<const M: usize>(self, value: T) -> Simd<T, M>
where\n    LaneCount<M>: SupportedLaneCount,
🔬This is a nightly-only experimental API. (portable_simd)
Resize a vector.
\n
If M > N, extends the length of a vector, setting the new elements to value.\nIf M < N, truncates the vector to the first M elements.
\n\n
let x = u32x4::from_array([0, 1, 2, 3]);\nassert_eq!(x.resize::<8>(9).to_array(), [0, 1, 2, 3, 9, 9, 9, 9]);\nassert_eq!(x.resize::<2>(9).to_array(), [0, 1]);
\n
source
pub fn extract<const START: usize, const LEN: usize>(self) -> Simd<T, LEN>
where\n    LaneCount<LEN>: SupportedLaneCount,
🔬This is a nightly-only experimental API. (portable_simd)
Extract a vector from another vector.
\n\n
let x = u32x4::from_array([0, 1, 2, 3]);\nassert_eq!(x.extract::<1, 2>().to_array(), [1, 2]);
\n
",0,"core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
source
pub const LEN: usize = N
🔬This is a nightly-only experimental API. (portable_simd)
Number of elements in this vector.
\n
source
pub const fn len(&self) -> usize
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of elements in this SIMD vector.
\n
§Examples
\n
let v = u32x4::splat(0);\nassert_eq!(v.len(), 4);
\n
source
pub const fn splat(value: T) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Constructs a new SIMD vector with all elements set to the given value.
\n
§Examples
\n
let v = u32x4::splat(8);\nassert_eq!(v.as_array(), &[8, 8, 8, 8]);
\n
source
pub const fn as_array(&self) -> &[T; N]
🔬This is a nightly-only experimental API. (portable_simd)
Returns an array reference containing the entire SIMD vector.
\n
§Examples
\n
let v: u64x4 = Simd::from_array([0, 1, 2, 3]);\nassert_eq!(v.as_array(), &[0, 1, 2, 3]);
\n
source
pub fn as_mut_array(&mut self) -> &mut [T; N]
🔬This is a nightly-only experimental API. (portable_simd)
Returns a mutable array reference containing the entire SIMD vector.
\n
source
pub const fn from_array(array: [T; N]) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts an array to a SIMD vector.
\n
source
pub const fn to_array(self) -> [T; N]
🔬This is a nightly-only experimental API. (portable_simd)
Converts a SIMD vector to an array.
\n
source
pub const fn from_slice(slice: &[T]) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts a slice to a SIMD vector containing slice[..N].
\n
§Panics
\n
Panics if the slice’s length is less than the vector’s Simd::N.\nUse load_or_default for an alternative that does not panic.
\n
§Example
\n
let source = vec![1, 2, 3, 4, 5, 6];\nlet v = u32x4::from_slice(&source);\nassert_eq!(v.as_array(), &[1, 2, 3, 4]);
\n
source
pub fn copy_to_slice(self, slice: &mut [T])
🔬This is a nightly-only experimental API. (portable_simd)
Writes a SIMD vector to the first N elements of a slice.
\n
§Panics
\n
Panics if the slice’s length is less than the vector’s Simd::N.
\n
§Example
\n
let mut dest = vec![0; 6];\nlet v = u32x4::from_array([1, 2, 3, 4]);\nv.copy_to_slice(&mut dest);\nassert_eq!(&dest, &[1, 2, 3, 4, 0, 0]);
\n
source
pub fn load_or_default(slice: &[T]) -> Self
where\n    T: Default,
🔬This is a nightly-only experimental API. (portable_simd)
Reads contiguous elements from slice. Elements are read so long as they’re in-bounds for\nthe slice. Otherwise, the default value for the element type is returned.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11];\n\nlet result = Simd::<i32, 4>::load_or_default(&vec);\nassert_eq!(result, Simd::from_array([10, 11, 0, 0]));
\n
source
pub fn load_or(slice: &[T], or: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads contiguous elements from slice. Elements are read so long as they’re in-bounds for\nthe slice. Otherwise, the corresponding value from or is passed through.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11];\nlet or = Simd::from_array([-5, -4, -3, -2]);\n\nlet result = Simd::load_or(&vec, or);\nassert_eq!(result, Simd::from_array([10, 11, -3, -2]));
\n
source
pub fn load_select_or_default(\n    slice: &[T],\n    enable: Mask<<T as SimdElement>::Mask, N>\n) -> Self
where\n    T: Default,
🔬This is a nightly-only experimental API. (portable_simd)
Reads contiguous elements from slice. Each element is read from memory if its\ncorresponding element in enable is true.
\n
When the element is disabled or out of bounds for the slice, that memory location\nis not accessed and the corresponding value from or is passed through.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet enable = Mask::from_array([true, true, false, true]);\nlet or = Simd::from_array([-5, -4, -3, -2]);\n\nlet result = Simd::load_select(&vec, enable, or);\nassert_eq!(result, Simd::from_array([10, 11, -3, 13]));
\n
source
pub fn load_select(\n    slice: &[T],\n    enable: Mask<<T as SimdElement>::Mask, N>,\n    or: Self\n) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads contiguous elements from slice. Each element is read from memory if its\ncorresponding element in enable is true.
\n
When the element is disabled or out of bounds for the slice, that memory location\nis not accessed and the corresponding value from or is passed through.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet enable = Mask::from_array([true, true, false, true]);\nlet or = Simd::from_array([-5, -4, -3, -2]);\n\nlet result = Simd::load_select(&vec, enable, or);\nassert_eq!(result, Simd::from_array([10, 11, -3, 13]));
\n
source
pub unsafe fn load_select_unchecked(\n    slice: &[T],\n    enable: Mask<<T as SimdElement>::Mask, N>,\n    or: Self\n) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads contiguous elements from slice. Each element is read from memory if its\ncorresponding element in enable is true.
\n
When the element is disabled, that memory location is not accessed and the corresponding\nvalue from or is passed through.
\n
§Safety
\n
Enabled loads must not exceed the length of slice.
\n
source
pub unsafe fn load_select_ptr(\n    ptr: *const T,\n    enable: Mask<<T as SimdElement>::Mask, N>,\n    or: Self\n) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads contiguous elements starting at ptr. Each element is read from memory if its\ncorresponding element in enable is true.
\n
When the element is disabled, that memory location is not accessed and the corresponding\nvalue from or is passed through.
\n
§Safety
\n
Enabled ptr elements must be safe to read as if by std::ptr::read.
\n
source
pub fn gather_or(slice: &[T], idxs: Simd<usize, N>, or: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads from potentially discontiguous indices in slice to construct a SIMD vector.\nIf an index is out-of-bounds, the element is instead selected from the or vector.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 5]);  // Note the index that is out-of-bounds\nlet alt = Simd::from_array([-5, -4, -3, -2]);\n\nlet result = Simd::gather_or(&vec, idxs, alt);\nassert_eq!(result, Simd::from_array([-5, 13, 10, 15]));
\n
source
pub fn gather_or_default(slice: &[T], idxs: Simd<usize, N>) -> Self
where\n    T: Default,
🔬This is a nightly-only experimental API. (portable_simd)
Reads from indices in slice to construct a SIMD vector.\nIf an index is out-of-bounds, the element is set to the default given by T: Default.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 5]);  // Note the index that is out-of-bounds\n\nlet result = Simd::gather_or_default(&vec, idxs);\nassert_eq!(result, Simd::from_array([0, 13, 10, 15]));
\n
source
pub fn gather_select(\n    slice: &[T],\n    enable: Mask<isize, N>,\n    idxs: Simd<usize, N>,\n    or: Self\n) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads from indices in slice to construct a SIMD vector.\nThe mask enables all true indices and disables all false indices.\nIf an index is disabled or is out-of-bounds, the element is selected from the or vector.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 5]); // Includes an out-of-bounds index\nlet alt = Simd::from_array([-5, -4, -3, -2]);\nlet enable = Mask::from_array([true, true, true, false]); // Includes a masked element\n\nlet result = Simd::gather_select(&vec, enable, idxs, alt);\nassert_eq!(result, Simd::from_array([-5, 13, 10, -2]));
\n
source
pub unsafe fn gather_select_unchecked(\n    slice: &[T],\n    enable: Mask<isize, N>,\n    idxs: Simd<usize, N>,\n    or: Self\n) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reads from indices in slice to construct a SIMD vector.\nThe mask enables all true indices and disables all false indices.\nIf an index is disabled, the element is selected from the or vector.
\n
§Safety
\n
Calling this function with an enabled out-of-bounds index is undefined behavior\neven if the resulting value is not used.
\n
§Examples
\n
let vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 5]); // Includes an out-of-bounds index\nlet alt = Simd::from_array([-5, -4, -3, -2]);\nlet enable = Mask::from_array([true, true, true, false]); // Includes a masked element\n// If this mask was used to gather, it would be unsound. Let's fix that.\nlet enable = enable & idxs.simd_lt(Simd::splat(vec.len()));\n\n// The out-of-bounds index has been masked, so it's safe to gather now.\nlet result = unsafe { Simd::gather_select_unchecked(&vec, enable, idxs, alt) };\nassert_eq!(result, Simd::from_array([-5, 13, 10, -2]));
\n
source
pub unsafe fn gather_ptr(source: Simd<*const T, N>) -> Self
where\n    T: Default,
🔬This is a nightly-only experimental API. (portable_simd)
Read elementwise from pointers into a SIMD vector.
\n
§Safety
\n
Each read must satisfy the same conditions as core::ptr::read.
\n
§Example
\n
let values = [6, 2, 4, 9];\nlet offsets = Simd::from_array([1, 0, 0, 3]);\nlet source = Simd::splat(values.as_ptr()).wrapping_add(offsets);\nlet gathered = unsafe { Simd::gather_ptr(source) };\nassert_eq!(gathered, Simd::from_array([2, 6, 6, 9]));
\n
source
pub unsafe fn gather_select_ptr(\n    source: Simd<*const T, N>,\n    enable: Mask<isize, N>,\n    or: Self\n) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Conditionally read elementwise from pointers into a SIMD vector.\nThe mask enables all true pointers and disables all false pointers.\nIf a pointer is disabled, the element is selected from the or vector,\nand no read is performed.
\n
§Safety
\n
Enabled elements must satisfy the same conditions as core::ptr::read.
\n
§Example
\n
let values = [6, 2, 4, 9];\nlet enable = Mask::from_array([true, true, false, true]);\nlet offsets = Simd::from_array([1, 0, 0, 3]);\nlet source = Simd::splat(values.as_ptr()).wrapping_add(offsets);\nlet gathered = unsafe { Simd::gather_select_ptr(source, enable, Simd::splat(0)) };\nassert_eq!(gathered, Simd::from_array([2, 6, 0, 9]));
\n
source
pub fn store_select(\n    self,\n    slice: &mut [T],\n    enable: Mask<<T as SimdElement>::Mask, N>\n)
🔬This is a nightly-only experimental API. (portable_simd)
Conditionally write contiguous elements to slice. The enable mask controls\nwhich elements are written, as long as they’re in-bounds of the slice.\nIf the element is disabled or out of bounds, no memory access to that location\nis made.
\n
§Examples
\n
let mut arr = [0i32; 4];\nlet write = Simd::from_array([-5, -4, -3, -2]);\nlet enable = Mask::from_array([false, true, true, true]);\n\nwrite.store_select(&mut arr[..3], enable);\nassert_eq!(arr, [0, -4, -3, 0]);
\n
source
pub unsafe fn store_select_unchecked(\n    self,\n    slice: &mut [T],\n    enable: Mask<<T as SimdElement>::Mask, N>\n)
🔬This is a nightly-only experimental API. (portable_simd)
Conditionally write contiguous elements to slice. The enable mask controls\nwhich elements are written.
\n
§Safety
\n
Every enabled element must be in bounds for the slice.
\n
§Examples
\n
let mut arr = [0i32; 4];\nlet write = Simd::from_array([-5, -4, -3, -2]);\nlet enable = Mask::from_array([false, true, true, true]);\n\nunsafe { write.store_select_unchecked(&mut arr, enable) };\nassert_eq!(arr, [0, -4, -3, -2]);
\n
source
pub unsafe fn store_select_ptr(\n    self,\n    ptr: *mut T,\n    enable: Mask<<T as SimdElement>::Mask, N>\n)
🔬This is a nightly-only experimental API. (portable_simd)
Conditionally write contiguous elements starting from ptr.\nThe enable mask controls which elements are written.\nWhen disabled, the memory location corresponding to that element is not accessed.
\n
§Safety
\n
Memory addresses for element are calculated pointer::wrapping_offset and\neach enabled element must satisfy the same conditions as core::ptr::write.
\n
source
pub fn scatter(self, slice: &mut [T], idxs: Simd<usize, N>)
🔬This is a nightly-only experimental API. (portable_simd)
Writes the values in a SIMD vector to potentially discontiguous indices in slice.\nIf an index is out-of-bounds, the write is suppressed without panicking.\nIf two elements in the scattered vector would write to the same index\nonly the last element is guaranteed to actually be written.
\n
§Examples
\n
let mut vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 0]); // Note the duplicate index.\nlet vals = Simd::from_array([-27, 82, -41, 124]);\n\nvals.scatter(&mut vec, idxs); // two logical writes means the last wins.\nassert_eq!(vec, vec![124, 11, 12, 82, 14, 15, 16, 17, 18]);
\n
source
pub fn scatter_select(\n    self,\n    slice: &mut [T],\n    enable: Mask<isize, N>,\n    idxs: Simd<usize, N>\n)
🔬This is a nightly-only experimental API. (portable_simd)
Writes values from a SIMD vector to multiple potentially discontiguous indices in slice.\nThe mask enables all true indices and disables all false indices.\nIf an enabled index is out-of-bounds, the write is suppressed without panicking.\nIf two enabled elements in the scattered vector would write to the same index,\nonly the last element is guaranteed to actually be written.
\n
§Examples
\n
let mut vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 0]); // Includes an out-of-bounds index\nlet vals = Simd::from_array([-27, 82, -41, 124]);\nlet enable = Mask::from_array([true, true, true, false]); // Includes a masked element\n\nvals.scatter_select(&mut vec, enable, idxs); // The last write is masked, thus omitted.\nassert_eq!(vec, vec![-41, 11, 12, 82, 14, 15, 16, 17, 18]);
\n
source
pub unsafe fn scatter_select_unchecked(\n    self,\n    slice: &mut [T],\n    enable: Mask<isize, N>,\n    idxs: Simd<usize, N>\n)
🔬This is a nightly-only experimental API. (portable_simd)
Writes values from a SIMD vector to multiple potentially discontiguous indices in slice.\nThe mask enables all true indices and disables all false indices.\nIf two enabled elements in the scattered vector would write to the same index,\nonly the last element is guaranteed to actually be written.
\n
§Safety
\n
Calling this function with an enabled out-of-bounds index is undefined behavior,\nand may lead to memory corruption.
\n
§Examples
\n
let mut vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\nlet idxs = Simd::from_array([9, 3, 0, 0]);\nlet vals = Simd::from_array([-27, 82, -41, 124]);\nlet enable = Mask::from_array([true, true, true, false]); // Masks the final index\n// If this mask was used to scatter, it would be unsound. Let's fix that.\nlet enable = enable & idxs.simd_lt(Simd::splat(vec.len()));\n\n// We have masked the OOB index, so it's safe to scatter now.\nunsafe { vals.scatter_select_unchecked(&mut vec, enable, idxs); }\n// The second write to index 0 was masked, thus omitted.\nassert_eq!(vec, vec![-41, 11, 12, 82, 14, 15, 16, 17, 18]);
\n
source
pub unsafe fn scatter_ptr(self, dest: Simd<*mut T, N>)
🔬This is a nightly-only experimental API. (portable_simd)
Write pointers elementwise into a SIMD vector.
\n
§Safety
\n
Each write must satisfy the same conditions as core::ptr::write.
\n
§Example
\n
let mut values = [0; 4];\nlet offset = Simd::from_array([3, 2, 1, 0]);\nlet ptrs = Simd::splat(values.as_mut_ptr()).wrapping_add(offset);\nunsafe { Simd::from_array([6, 3, 5, 7]).scatter_ptr(ptrs); }\nassert_eq!(values, [7, 5, 3, 6]);
\n
source
pub unsafe fn scatter_select_ptr(\n    self,\n    dest: Simd<*mut T, N>,\n    enable: Mask<isize, N>\n)
🔬This is a nightly-only experimental API. (portable_simd)
Conditionally write pointers elementwise into a SIMD vector.\nThe mask enables all true pointers and disables all false pointers.\nIf a pointer is disabled, the write to its pointee is skipped.
\n
§Safety
\n
Enabled pointers must satisfy the same conditions as core::ptr::write.
\n
§Example
\n
let mut values = [0; 4];\nlet offset = Simd::from_array([3, 2, 1, 0]);\nlet ptrs = Simd::splat(values.as_mut_ptr()).wrapping_add(offset);\nlet enable = Mask::from_array([true, true, false, false]);\nunsafe { Simd::from_array([6, 3, 5, 7]).scatter_select_ptr(ptrs, enable); }\nassert_eq!(values, [0, 0, 3, 6]);
\n
",0,"core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source
pub fn swizzle_dyn(self, idxs: Simd<u8, N>) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Swizzle a vector of bytes according to the index vector.\nIndices within range select the appropriate byte.\nIndices “out of bounds” instead select 0.
\n
Note that the current implementation is selected during build-time\nof the standard library, so cargo build -Zbuild-std may be necessary\nto unlock better performance, especially for larger vectors.\nA planned compiler improvement will enable using #[target_feature] instead.
\n
",0,"core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> SimdFloat for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i32 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = f32
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Bits = Simd<u32, N>
🔬This is a nightly-only experimental API. (portable_simd)
Bit representation of this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
unsafe fn to_int_unchecked<I: SimdCast>(self) -> Self::Cast<I>
where\n    Self::Scalar: FloatToInt<I>,
🔬This is a nightly-only experimental API. (portable_simd)
Rounds toward zero and converts to the same-width integer type, assuming that\nthe value is finite and fits in that type. Read more
source§
fn to_bits(self) -> Simd<u32, N>
🔬This is a nightly-only experimental API. (portable_simd)
Raw transmutation to an unsigned integer vector type with the\nsame size and number of elements.
source§
fn from_bits(bits: Simd<u32, N>) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Raw transmutation from an unsigned integer vector type with the\nsame size and number of elements.
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Produces a vector where every element has the absolute value of the\nequivalently-indexed element in self.
source§
fn recip(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Takes the reciprocal (inverse) of each element, 1/x.
source§
fn to_degrees(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts each element from radians to degrees.
source§
fn to_radians(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts each element from degrees to radians.
source§
fn is_sign_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if it has a positive sign, including\n+0.0, NaNs with positive sign bit and positive infinity.
source§
fn is_sign_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if it has a negative sign, including\n-0.0, NaNs with negative sign bit and negative infinity.
source§
fn is_nan(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is NaN.
source§
fn is_infinite(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is positive infinity or negative infinity.
source§
fn is_finite(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is neither infinite nor NaN.
source§
fn is_subnormal(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is subnormal.
source§
fn is_normal(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is neither zero, infinite,\nsubnormal, nor NaN.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Replaces each element with a number that represents its sign. Read more
source§
fn copysign(self, sign: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns each element with the magnitude of self and the sign of sign. Read more
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum of each element. Read more
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum of each element. Read more
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval unless it is NaN. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Reducing multiply.  Returns the product of the elements of the vector. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
","SimdFloat","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> SimdFloat for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i64 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = f64
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Bits = Simd<u64, N>
🔬This is a nightly-only experimental API. (portable_simd)
Bit representation of this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
unsafe fn to_int_unchecked<I: SimdCast>(self) -> Self::Cast<I>
where\n    Self::Scalar: FloatToInt<I>,
🔬This is a nightly-only experimental API. (portable_simd)
Rounds toward zero and converts to the same-width integer type, assuming that\nthe value is finite and fits in that type. Read more
source§
fn to_bits(self) -> Simd<u64, N>
🔬This is a nightly-only experimental API. (portable_simd)
Raw transmutation to an unsigned integer vector type with the\nsame size and number of elements.
source§
fn from_bits(bits: Simd<u64, N>) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Raw transmutation from an unsigned integer vector type with the\nsame size and number of elements.
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Produces a vector where every element has the absolute value of the\nequivalently-indexed element in self.
source§
fn recip(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Takes the reciprocal (inverse) of each element, 1/x.
source§
fn to_degrees(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts each element from radians to degrees.
source§
fn to_radians(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Converts each element from degrees to radians.
source§
fn is_sign_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if it has a positive sign, including\n+0.0, NaNs with positive sign bit and positive infinity.
source§
fn is_sign_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if it has a negative sign, including\n-0.0, NaNs with negative sign bit and negative infinity.
source§
fn is_nan(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is NaN.
source§
fn is_infinite(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is positive infinity or negative infinity.
source§
fn is_finite(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is neither infinite nor NaN.
source§
fn is_subnormal(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is subnormal.
source§
fn is_normal(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each element if its value is neither zero, infinite,\nsubnormal, nor NaN.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Replaces each element with a number that represents its sign. Read more
source§
fn copysign(self, sign: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns each element with the magnitude of self and the sign of sign. Read more
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum of each element. Read more
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum of each element. Read more
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval unless it is NaN. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Reducing multiply.  Returns the product of the elements of the vector. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
","SimdFloat","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> SimdInt for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i16 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = i16
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Unsigned = Simd<u16, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector of unsigned integers with the same element size.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise absolute value, implemented in Rust.\nEvery element becomes its absolute value. Read more
source§
fn saturating_abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating absolute value, implemented in Rust.\nAs abs(), except the MIN value becomes MAX instead of itself. Read more
source§
fn saturating_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating negation, implemented in Rust.\nAs neg(), except the MIN value becomes MAX instead of itself. Read more
source§
fn is_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each positive element and false if it is zero or negative.
source§
fn is_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each negative element and false if it is zero or positive.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns numbers representing the sign of each element. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdInt","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> SimdInt for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i32 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = i32
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Unsigned = Simd<u32, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector of unsigned integers with the same element size.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise absolute value, implemented in Rust.\nEvery element becomes its absolute value. Read more
source§
fn saturating_abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating absolute value, implemented in Rust.\nAs abs(), except the MIN value becomes MAX instead of itself. Read more
source§
fn saturating_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating negation, implemented in Rust.\nAs neg(), except the MIN value becomes MAX instead of itself. Read more
source§
fn is_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each positive element and false if it is zero or negative.
source§
fn is_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each negative element and false if it is zero or positive.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns numbers representing the sign of each element. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdInt","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> SimdInt for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i64 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = i64
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Unsigned = Simd<u64, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector of unsigned integers with the same element size.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise absolute value, implemented in Rust.\nEvery element becomes its absolute value. Read more
source§
fn saturating_abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating absolute value, implemented in Rust.\nAs abs(), except the MIN value becomes MAX instead of itself. Read more
source§
fn saturating_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating negation, implemented in Rust.\nAs neg(), except the MIN value becomes MAX instead of itself. Read more
source§
fn is_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each positive element and false if it is zero or negative.
source§
fn is_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each negative element and false if it is zero or positive.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns numbers representing the sign of each element. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdInt","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> SimdInt for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i8 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = i8
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Unsigned = Simd<u8, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector of unsigned integers with the same element size.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise absolute value, implemented in Rust.\nEvery element becomes its absolute value. Read more
source§
fn saturating_abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating absolute value, implemented in Rust.\nAs abs(), except the MIN value becomes MAX instead of itself. Read more
source§
fn saturating_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating negation, implemented in Rust.\nAs neg(), except the MIN value becomes MAX instead of itself. Read more
source§
fn is_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each positive element and false if it is zero or negative.
source§
fn is_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each negative element and false if it is zero or positive.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns numbers representing the sign of each element. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdInt","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> SimdInt for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<isize as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
Mask type used for manipulating this SIMD vector type.
§
type Scalar = isize
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Unsigned = Simd<usize, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector of unsigned integers with the same element size.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise absolute value, implemented in Rust.\nEvery element becomes its absolute value. Read more
source§
fn saturating_abs(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating absolute value, implemented in Rust.\nAs abs(), except the MIN value becomes MAX instead of itself. Read more
source§
fn saturating_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating negation, implemented in Rust.\nAs neg(), except the MIN value becomes MAX instead of itself. Read more
source§
fn is_positive(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each positive element and false if it is zero or negative.
source§
fn is_negative(self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Returns true for each negative element and false if it is zero or positive.
source§
fn signum(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns numbers representing the sign of each element. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition. Read more
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication. Read more
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector. Read more
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector. Read more
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self::Unsigned
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdInt","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> SimdOrd for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> SimdOrd for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> SimdOrd for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> SimdOrd for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> SimdOrd for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> SimdOrd for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> SimdOrd for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> SimdOrd for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> SimdOrd for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> SimdOrd for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_max(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise maximum with other.
source§
fn simd_min(self, other: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the element-wise minimum with other.
source§
fn simd_clamp(self, min: Self, max: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Restrict each element to a certain interval. Read more
","SimdOrd","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<f32 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<f64 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i16 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i32 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i64 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<i8 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<isize as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<u16 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<u32 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<u64 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<u8 as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> SimdPartialEq for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Mask = Mask<<usize as SimdElement>::Mask, N>
🔬This is a nightly-only experimental API. (portable_simd)
The mask type returned by each comparison.
source§
fn simd_eq(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
source§
fn simd_ne(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is equal to the corresponding element in other.
","SimdPartialEq","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> SimdPartialOrd for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn simd_lt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than the corresponding element in other.
source§
fn simd_le(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is less than or equal to the corresponding element in other.
source§
fn simd_gt(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than the corresponding element in other.
source§
fn simd_ge(self, other: Self) -> Self::Mask
🔬This is a nightly-only experimental API. (portable_simd)
Test if each element is greater than or equal to the corresponding element in other.
","SimdPartialOrd","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> SimdUint for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Scalar = u16
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn wrapping_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Wrapping negation. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition.
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication.
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector.
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector.
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdUint","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> SimdUint for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Scalar = u32
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn wrapping_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Wrapping negation. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition.
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication.
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector.
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector.
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdUint","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> SimdUint for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Scalar = u64
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn wrapping_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Wrapping negation. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition.
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication.
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector.
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector.
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdUint","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> SimdUint for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Scalar = u8
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn wrapping_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Wrapping negation. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition.
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication.
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector.
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector.
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdUint","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> SimdUint for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
§
type Scalar = usize
🔬This is a nightly-only experimental API. (portable_simd)
Scalar type contained by this SIMD vector type.
§
type Cast<T: SimdElement> = Simd<T, N>
🔬This is a nightly-only experimental API. (portable_simd)
A SIMD vector with a different element type.
source§
fn cast<T: SimdCast>(self) -> Self::Cast<T>
🔬This is a nightly-only experimental API. (portable_simd)
Performs elementwise conversion of this vector’s elements to another SIMD-valid type. Read more
source§
fn wrapping_neg(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Wrapping negation. Read more
source§
fn saturating_add(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating add. Read more
source§
fn saturating_sub(self, second: Self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Lanewise saturating subtract. Read more
source§
fn reduce_sum(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the sum of the elements of the vector, with wrapping addition.
source§
fn reduce_product(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the product of the elements of the vector, with wrapping multiplication.
source§
fn reduce_max(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the maximum element in the vector.
source§
fn reduce_min(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the minimum element in the vector.
source§
fn reduce_and(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “and” across the elements of the vector.
source§
fn reduce_or(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “or” across the elements of the vector.
source§
fn reduce_xor(self) -> Self::Scalar
🔬This is a nightly-only experimental API. (portable_simd)
Returns the cumulative bitwise “xor” across the elements of the vector.
source§
fn swap_bytes(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the byte order of each element.
source§
fn reverse_bits(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Reverses the order of bits in each elemnent.\nThe least significant bit becomes the most significant bit, second least-significant bit becomes second most-significant bit, etc.
source§
fn leading_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading zeros in the binary representation of each element.
source§
fn trailing_zeros(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing zeros in the binary representation of each element.
source§
fn leading_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of leading ones in the binary representation of each element.
source§
fn trailing_ones(self) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Returns the number of trailing ones in the binary representation of each element.
","SimdUint","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, const N: usize> Sub<&Simd<T, N>> for Simd<T, N>
where\n    T: SimdElement,\n    Simd<T, N>: Sub<Simd<T, N>, Output = Simd<T, N>>,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<T, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: &Simd<T, N>) -> Self::Output
Performs the - operation. Read more
","Sub<&Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Sub for Simd<f32, N>
where\n    f32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f32, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Sub for Simd<f64, N>
where\n    f64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<f64, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Sub for Simd<i16, N>
where\n    i16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i16, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Sub for Simd<i32, N>
where\n    i32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i32, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Sub for Simd<i64, N>
where\n    i64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i64, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Sub for Simd<i8, N>
where\n    i8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<i8, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Sub for Simd<isize, N>
where\n    isize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<isize, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Sub for Simd<u16, N>
where\n    u16: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u16, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Sub for Simd<u32, N>
where\n    u32: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u32, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Sub for Simd<u64, N>
where\n    u64: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u64, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Sub for Simd<u8, N>
where\n    u8: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<u8, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Sub for Simd<usize, N>
where\n    usize: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
§
type Output = Simd<usize, N>
The resulting type after applying the - operator.
source§
fn sub(self, rhs: Self) -> Self::Output
Performs the - operation. Read more
","Sub","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<T, U, const N: usize> SubAssign<U> for Simd<T, N>
where\n    Self: Sub<U, Output = Self>,\n    T: SimdElement,\n    LaneCount<N>: SupportedLaneCount,
source§
fn sub_assign(&mut self, rhs: U)
Performs the -= operation. Read more
","SubAssign","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<f32, N>> for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<f64, N>> for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<i16, N>> for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<i32, N>> for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<i64, N>> for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<i8, N>> for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<isize, N>> for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<u16, N>> for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<u32, N>> for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<u64, N>> for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<u8, N>> for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<'a, const N: usize> Sum<&'a Simd<usize, N>> for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = &'a Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum<&'a Simd>","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl<const N: usize> Sum for Simd<f32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64"],["
source§
impl<const N: usize> Sum for Simd<f64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<const N: usize> Sum for Simd<i16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64"],["
source§
impl<const N: usize> Sum for Simd<i32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64"],["
source§
impl<const N: usize> Sum for Simd<i64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64"],["
source§
impl<const N: usize> Sum for Simd<i8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64"],["
source§
impl<const N: usize> Sum for Simd<isize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64"],["
source§
impl<const N: usize> Sum for Simd<u16, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64"],["
source§
impl<const N: usize> Sum for Simd<u32, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64"],["
source§
impl<const N: usize> Sum for Simd<u64, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64"],["
source§
impl<const N: usize> Sum for Simd<u8, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64"],["
source§
impl<const N: usize> Sum for Simd<usize, N>
where\n    LaneCount<N>: SupportedLaneCount,
source§
fn sum<I: Iterator<Item = Self>>(iter: I) -> Self
Method which takes an iterator and generates Self from the elements by\n“summing up” the items.
","Sum","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64"],["
source§
impl ToBytes for Simd<f32, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f32x1"],["
source§
impl ToBytes for Simd<f32, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f32x16"],["
source§
impl ToBytes for Simd<f32, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f32x2"],["
source§
impl ToBytes for Simd<f32, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f32x4"],["
source§
impl ToBytes for Simd<f32, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f32x8"],["
source§
impl ToBytes for Simd<f64, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f64x1"],["
source§
impl ToBytes for Simd<f64, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f64x2"],["
source§
impl ToBytes for Simd<f64, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f64x4"],["
source§
impl ToBytes for Simd<f64, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::f64x8"],["
source§
impl ToBytes for Simd<i16, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i16x1"],["
source§
impl ToBytes for Simd<i16, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i16x16"],["
source§
impl ToBytes for Simd<i16, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i16x2"],["
source§
impl ToBytes for Simd<i16, 32>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i16x32"],["
source§
impl ToBytes for Simd<i16, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i16x4"],["
source§
impl ToBytes for Simd<i16, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i16x8"],["
source§
impl ToBytes for Simd<i32, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i32x1"],["
source§
impl ToBytes for Simd<i32, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i32x16"],["
source§
impl ToBytes for Simd<i32, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i32x2"],["
source§
impl ToBytes for Simd<i32, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i32x4"],["
source§
impl ToBytes for Simd<i32, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i32x8"],["
source§
impl ToBytes for Simd<i64, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i64x1"],["
source§
impl ToBytes for Simd<i64, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i64x2"],["
source§
impl ToBytes for Simd<i64, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i64x4"],["
source§
impl ToBytes for Simd<i64, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i64x8"],["
source§
impl ToBytes for Simd<i8, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x1"],["
source§
impl ToBytes for Simd<i8, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x16"],["
source§
impl ToBytes for Simd<i8, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x2"],["
source§
impl ToBytes for Simd<i8, 32>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x32"],["
source§
impl ToBytes for Simd<i8, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x4"],["
source§
impl ToBytes for Simd<i8, 64>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x64"],["
source§
impl ToBytes for Simd<i8, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::i8x8"],["
source§
impl ToBytes for Simd<isize, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::isizex1"],["
source§
impl ToBytes for Simd<isize, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::isizex2"],["
source§
impl ToBytes for Simd<isize, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::isizex4"],["
source§
impl ToBytes for Simd<isize, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::isizex8"],["
source§
impl ToBytes for Simd<u16, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u16x1"],["
source§
impl ToBytes for Simd<u16, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u16x16"],["
source§
impl ToBytes for Simd<u16, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u16x2"],["
source§
impl ToBytes for Simd<u16, 32>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u16x32"],["
source§
impl ToBytes for Simd<u16, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u16x4"],["
source§
impl ToBytes for Simd<u16, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u16x8"],["
source§
impl ToBytes for Simd<u32, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u32x1"],["
source§
impl ToBytes for Simd<u32, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u32x16"],["
source§
impl ToBytes for Simd<u32, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u32x2"],["
source§
impl ToBytes for Simd<u32, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u32x4"],["
source§
impl ToBytes for Simd<u32, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u32x8"],["
source§
impl ToBytes for Simd<u64, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u64x1"],["
source§
impl ToBytes for Simd<u64, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u64x2"],["
source§
impl ToBytes for Simd<u64, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u64x4"],["
source§
impl ToBytes for Simd<u64, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u64x8"],["
source§
impl ToBytes for Simd<u8, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x1"],["
source§
impl ToBytes for Simd<u8, 16>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x16"],["
source§
impl ToBytes for Simd<u8, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x2"],["
source§
impl ToBytes for Simd<u8, 32>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x32"],["
source§
impl ToBytes for Simd<u8, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x4"],["
source§
impl ToBytes for Simd<u8, 64>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x64"],["
source§
impl ToBytes for Simd<u8, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::u8x8"],["
source§
impl ToBytes for Simd<usize, 1>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::usizex1"],["
source§
impl ToBytes for Simd<usize, 2>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::usizex2"],["
source§
impl ToBytes for Simd<usize, 4>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::usizex4"],["
source§
impl ToBytes for Simd<usize, 8>
§
type Bytes = Simd<u8, { $size * $elems }>
🔬This is a nightly-only experimental API. (portable_simd)
This type, reinterpreted as bytes.
source§
fn to_ne_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in native byte\norder.
source§
fn to_be_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in big-endian\n(network) byte order.
source§
fn to_le_bytes(self) -> Self::Bytes
🔬This is a nightly-only experimental API. (portable_simd)
Return the memory representation of this integer as a byte array in little-endian\nbyte order.
source§
fn from_ne_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create a native endian integer value from its memory representation as a byte array\nin native endianness.
source§
fn from_be_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in big endian.
source§
fn from_le_bytes(bytes: Self::Bytes) -> Self
🔬This is a nightly-only experimental API. (portable_simd)
Create an integer value from its representation as a byte array in little endian.
","ToBytes","core_simd::core_simd::alias::usizex8"],["
source§
impl<T, const N: usize> TryFrom<&[T]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
§
type Error = TryFromSliceError
The type returned in the event of a conversion error.
source§
fn try_from(slice: &[T]) -> Result<Self, TryFromSliceError>
Performs the conversion.
","TryFrom<&[T]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> TryFrom<&mut [T]> for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
§
type Error = TryFromSliceError
The type returned in the event of a conversion error.
source§
fn try_from(slice: &mut [T]) -> Result<Self, TryFromSliceError>
Performs the conversion.
","TryFrom<&mut [T]>","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Copy for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement,
","Copy","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"],["
source§
impl<T, const N: usize> Eq for Simd<T, N>
where\n    LaneCount<N>: SupportedLaneCount,\n    T: SimdElement + Eq,
","Eq","core_simd::core_simd::alias::i8x1","core_simd::core_simd::alias::i8x2","core_simd::core_simd::alias::i8x4","core_simd::core_simd::alias::i8x8","core_simd::core_simd::alias::i8x16","core_simd::core_simd::alias::i8x32","core_simd::core_simd::alias::i8x64","core_simd::core_simd::alias::i16x1","core_simd::core_simd::alias::i16x2","core_simd::core_simd::alias::i16x4","core_simd::core_simd::alias::i16x8","core_simd::core_simd::alias::i16x16","core_simd::core_simd::alias::i16x32","core_simd::core_simd::alias::i16x64","core_simd::core_simd::alias::i32x1","core_simd::core_simd::alias::i32x2","core_simd::core_simd::alias::i32x4","core_simd::core_simd::alias::i32x8","core_simd::core_simd::alias::i32x16","core_simd::core_simd::alias::i32x32","core_simd::core_simd::alias::i32x64","core_simd::core_simd::alias::i64x1","core_simd::core_simd::alias::i64x2","core_simd::core_simd::alias::i64x4","core_simd::core_simd::alias::i64x8","core_simd::core_simd::alias::i64x16","core_simd::core_simd::alias::i64x32","core_simd::core_simd::alias::i64x64","core_simd::core_simd::alias::isizex1","core_simd::core_simd::alias::isizex2","core_simd::core_simd::alias::isizex4","core_simd::core_simd::alias::isizex8","core_simd::core_simd::alias::isizex16","core_simd::core_simd::alias::isizex32","core_simd::core_simd::alias::isizex64","core_simd::core_simd::alias::u8x1","core_simd::core_simd::alias::u8x2","core_simd::core_simd::alias::u8x4","core_simd::core_simd::alias::u8x8","core_simd::core_simd::alias::u8x16","core_simd::core_simd::alias::u8x32","core_simd::core_simd::alias::u8x64","core_simd::core_simd::alias::u16x1","core_simd::core_simd::alias::u16x2","core_simd::core_simd::alias::u16x4","core_simd::core_simd::alias::u16x8","core_simd::core_simd::alias::u16x16","core_simd::core_simd::alias::u16x32","core_simd::core_simd::alias::u16x64","core_simd::core_simd::alias::u32x1","core_simd::core_simd::alias::u32x2","core_simd::core_simd::alias::u32x4","core_simd::core_simd::alias::u32x8","core_simd::core_simd::alias::u32x16","core_simd::core_simd::alias::u32x32","core_simd::core_simd::alias::u32x64","core_simd::core_simd::alias::u64x1","core_simd::core_simd::alias::u64x2","core_simd::core_simd::alias::u64x4","core_simd::core_simd::alias::u64x8","core_simd::core_simd::alias::u64x16","core_simd::core_simd::alias::u64x32","core_simd::core_simd::alias::u64x64","core_simd::core_simd::alias::usizex1","core_simd::core_simd::alias::usizex2","core_simd::core_simd::alias::usizex4","core_simd::core_simd::alias::usizex8","core_simd::core_simd::alias::usizex16","core_simd::core_simd::alias::usizex32","core_simd::core_simd::alias::usizex64","core_simd::core_simd::alias::f32x1","core_simd::core_simd::alias::f32x2","core_simd::core_simd::alias::f32x4","core_simd::core_simd::alias::f32x8","core_simd::core_simd::alias::f32x16","core_simd::core_simd::alias::f32x32","core_simd::core_simd::alias::f32x64","core_simd::core_simd::alias::f64x1","core_simd::core_simd::alias::f64x2","core_simd::core_simd::alias::f64x4","core_simd::core_simd::alias::f64x8","core_simd::core_simd::alias::f64x16","core_simd::core_simd::alias::f64x32","core_simd::core_simd::alias::f64x64"]]
 };if (window.register_type_impls) {window.register_type_impls(type_impls);} else {window.pending_type_impls = type_impls;}})()
\ No newline at end of file