-
Notifications
You must be signed in to change notification settings - Fork 1
/
Copy pathElbertV2TopModule_map.mrp
406 lines (373 loc) · 25.1 KB
/
ElbertV2TopModule_map.mrp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
Release 14.6 Map P.68d (nt)
Xilinx Mapping Report File for Design 'ElbertV2TopModule'
Design Information
------------------
Command Line : map -filter
C:/Users/ryanh/Dropbox/BRAC/CSE461/Projects/animated_game_stripped/iseconfig/fil
ter.filter -intstyle ise -p xc3s50a-tq144-4 -cm area -ir off -pr off -c 100 -o
ElbertV2TopModule_map.ncd ElbertV2TopModule.ngd ElbertV2TopModule.pcf
Target Device : xc3s50a
Target Package : tq144
Target Speed : -4
Mapper Version : spartan3a -- $Revision: 1.55 $
Mapped Date : Thu Mar 28 11:26:02 2019
Design Summary
--------------
Number of errors: 0
Number of warnings: 61
Logic Utilization:
Number of Slice Flip Flops: 466 out of 1,408 33%
Number of 4 input LUTs: 1,128 out of 1,408 80%
Logic Distribution:
Number of occupied Slices: 702 out of 704 99%
Number of Slices containing only related logic: 702 out of 702 100%
Number of Slices containing unrelated logic: 0 out of 702 0%
*See NOTES below for an explanation of the effects of unrelated logic.
Total Number of 4 input LUTs: 1,341 out of 1,408 95%
Number used as logic: 1,128
Number used as a route-thru: 213
The Slice Logic Distribution report is not meaningful if the design is
over-mapped for a non-slice resource or if Placement fails.
Number of bonded IOBs: 38 out of 108 35%
Number of BUFGMUXs: 4 out of 24 16%
Number of DCMs: 1 out of 2 50%
Number of RAMB16BWEs: 2 out of 3 66%
Average Fanout of Non-Clock Nets: 3.30
Peak Memory Usage: 241 MB
Total REAL time to MAP completion: 3 secs
Total CPU time to MAP completion: 3 secs
NOTES:
Related logic is defined as being logic that shares connectivity - e.g. two
LUTs are "related" if they share common inputs. When assembling slices,
Map gives priority to combine logic that is related. Doing so results in
the best timing performance.
Unrelated logic shares no connectivity. Map will only begin packing
unrelated logic into a slice once 99% of the slices are occupied through
related logic packing.
Note that once logic distribution reaches the 99% level through related
logic packing, this does not mean the device is completely utilized.
Unrelated logic packing will then begin, continuing until all usable LUTs
and FFs are occupied. Depending on your timing budget, increased levels of
unrelated logic packing may adversely affect the overall timing performance
of your design.
Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy
Section 1 - Errors
------------------
Section 2 - Warnings
--------------------
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row3_mux000160
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row3_mux000160_f6/MUXF5.I1. There is a conflict for the
GYMUX. The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row2_mux0001221
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row2_mux000140_f6/MUXF5.I1. There is a conflict for the
GYMUX. The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row2_mux0001221
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row2_mux000124_f6/MUXF5.I1. There is a conflict for the
GYMUX. The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row2_mux0001221
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row2_mux000145_f6/MUXF5.I1. There is a conflict for the
GYMUX. The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row2_mux000128
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row2_mux000129_f6/MUXF5.I1. There is a conflict for the
GYMUX. The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row2_mux0001221
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row2_mux000122_f6/MUXF5.I1. There is a conflict for the
GYMUX. The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row3_mux000158
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row3_mux000158_f6/MUXF5.I1. There is a conflict for the
GYMUX. The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row2_mux0001221
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row2_mux000141_f6/MUXF5.I1. There is a conflict for the
GYMUX. The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row3_mux000160
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row3_mux000164_f6/MUXF5.I1. There is a conflict for the
GYMUX. The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row2_mux0001221
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row2_mux000138_f6/MUXF5.I1. There is a conflict for the
GYMUX. The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row3_mux0001671
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row3_mux000169_f6/MUXF5.I0. Unable to resolve the
conflicts between two or more collections of symbols which have restrictive
placement or routing requirements. The original symbols are:
MUXF5 symbol "VGA_inst/output/Mrom_row3_mux000169_f6/MUXF5.I0" (Output
Signal = VGA_inst/output/Mrom_row3_mux000169_f6/F5.I0)
LUT symbol "VGA_inst/output/Mrom_row3_mux0001671" (Output Signal =
VGA_inst/output/Mrom_row3_mux0001671)
MUXF5 symbol "VGA_inst/output/Mrom_row3_mux000171_f6/MUXF5.I0" (Output
Signal = VGA_inst/output/Mrom_row3_mux000171_f6/F5.I0)
Failure 1: Unable to combine the following symbols into a single slice.
MUXF5 symbol "VGA_inst/output/Mrom_row3_mux000169_f6/MUXF5.I0" (Output
Signal = VGA_inst/output/Mrom_row3_mux000169_f6/F5.I0)
MUXF5 symbol "VGA_inst/output/Mrom_row3_mux000171_f6/MUXF5.I0" (Output
Signal = VGA_inst/output/Mrom_row3_mux000171_f6/F5.I0)
LUT symbol "VGA_inst/output/Mrom_row3_mux0001671" (Output Signal =
VGA_inst/output/Mrom_row3_mux0001671)
There is more than one F5MUX.
Failure 2: Unable to combine the following symbols into a single slice.
MUXF6 symbol "VGA_inst/output/Mrom_row3_mux000169_f6/MUXF6" (Output Signal =
VGA_inst/output/Mrom_row3_mux000169_f6)
MUXF5 symbol "VGA_inst/output/Mrom_row3_mux000169_f5" (Output Signal =
VGA_inst/output/Mrom_row3_mux000169_f5)
MUXF6 symbol "VGA_inst/output/Mrom_row3_mux000171_f6/MUXF6" (Output Signal =
VGA_inst/output/Mrom_row3_mux000171_f6)
MUXF5 symbol "VGA_inst/output/Mrom_row3_mux000171_f5" (Output Signal =
VGA_inst/output/Mrom_row3_mux000171_f5)
There is more than one MUXF6.
The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row2_mux000128
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row2_mux000128_f6/MUXF5.I1. There is a conflict for the
GYMUX. The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row3_mux0001671
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row3_mux000167_f6/MUXF5.I0. Unable to resolve the
conflicts between two or more collections of symbols which have restrictive
placement or routing requirements. The original symbols are:
MUXF5 symbol "VGA_inst/output/Mrom_row3_mux000167_f6/MUXF5.I0" (Output
Signal = VGA_inst/output/Mrom_row3_mux000167_f6/F5.I0)
LUT symbol "VGA_inst/output/Mrom_row3_mux0001671" (Output Signal =
VGA_inst/output/Mrom_row3_mux0001671)
MUXF5 symbol "VGA_inst/output/Mrom_row3_mux000171_f6/MUXF5.I0" (Output
Signal = VGA_inst/output/Mrom_row3_mux000171_f6/F5.I0)
Failure 1: Unable to combine the following symbols into a single slice.
MUXF5 symbol "VGA_inst/output/Mrom_row3_mux000167_f6/MUXF5.I0" (Output
Signal = VGA_inst/output/Mrom_row3_mux000167_f6/F5.I0)
MUXF5 symbol "VGA_inst/output/Mrom_row3_mux000171_f6/MUXF5.I0" (Output
Signal = VGA_inst/output/Mrom_row3_mux000171_f6/F5.I0)
LUT symbol "VGA_inst/output/Mrom_row3_mux0001671" (Output Signal =
VGA_inst/output/Mrom_row3_mux0001671)
There is more than one F5MUX.
Failure 2: Unable to combine the following symbols into a single slice.
MUXF6 symbol "VGA_inst/output/Mrom_row3_mux000167_f6/MUXF6" (Output Signal =
VGA_inst/output/Mrom_row3_mux000167_f6)
MUXF5 symbol "VGA_inst/output/Mrom_row3_mux000167_f5" (Output Signal =
VGA_inst/output/Mrom_row3_mux000167_f5)
MUXF6 symbol "VGA_inst/output/Mrom_row3_mux000171_f6/MUXF6" (Output Signal =
VGA_inst/output/Mrom_row3_mux000171_f6)
MUXF5 symbol "VGA_inst/output/Mrom_row3_mux000171_f5" (Output Signal =
VGA_inst/output/Mrom_row3_mux000171_f5)
There is more than one MUXF6.
The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VGA_inst/output/Mrom_row3_mux000158
failed to merge with F5 multiplexer
VGA_inst/output/Mrom_row3_mux000159_f6/MUXF5.I1. There is a conflict for the
GYMUX. The design will exhibit suboptimal timing.
WARNING:PhysDesignRules:367 - The signal <Switch<1>_IBUF> is incomplete. The
signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Switch<3>_IBUF> is incomplete. The
signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Switch<5>_IBUF> is incomplete. The
signal does not drive any load pins in the design.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA9> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA11> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA18> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA19> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA20> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA21> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA22> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA23> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA24> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA25> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA26> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA27> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA28> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA29> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA30> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA31> on
block:<VGA_inst/output/Mrom_row_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
block:<VGA_inst/output/Mrom_row_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
block:<VGA_inst/output/Mrom_row_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
block:<VGA_inst/output/Mrom_row_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
block:<VGA_inst/output/Mrom_row_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
block:<VGA_inst/output/Mrom_row_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
block:<VGA_inst/output/Mrom_row_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
block:<VGA_inst/output/Mrom_row_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
block:<VGA_inst/output/Mrom_row_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
block:<VGA_inst/output/Mrom_row_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA9> on
block:<VGA_inst/output/Mrom_row_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
block:<VGA_inst/output/Mrom_row_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA11> on
block:<VGA_inst/output/Mrom_row_mux00012>:<RAMB16BWE_RAMB16BWE>.
Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network Switch<5>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 2 more times for the following
(max. 5 shown):
Switch<3>_IBUF,
Switch<1>_IBUF
To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal Clk are pushed forward
through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
rate limited output drivers. The delay on speed critical single ended outputs
can be dramatically reduced by designating them as fast outputs.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
with the CLKFX and CLKFX180 outputs of the DCM comp
clocking_inst/DCM_SP_INST, consult the device Interactive Data Sheet.
Section 4 - Removed Logic Summary
---------------------------------
2 block(s) optimized away
Section 5 - Removed Logic
-------------------------
Optimized Block(s):
TYPE BLOCK
GND XST_GND
VCC XST_VCC
To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.
Section 6 - IOB Properties
--------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name | Type | Direction | IO Standard | Diff | Drive | Slew | Reg (s) | Resistor | IBUF/IFD | SUSPEND |
| | | | | Term | Strength | Rate | | | Delay | |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Audio_L | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Audio_R | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Blue<1> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Blue<2> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Clk | IBUF | INPUT | LVCMOS33 | | | | | | 0 / 0 | |
| DPSwitch<0> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| DPSwitch<1> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| DPSwitch<2> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| DPSwitch<3> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| DPSwitch<4> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| DPSwitch<5> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| DPSwitch<6> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| DPSwitch<7> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| Enable<0> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Enable<1> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Enable<2> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Green<0> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Green<1> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Green<2> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Red<0> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Red<1> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Red<2> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| SevenSegment<0> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| SevenSegment<1> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| SevenSegment<2> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| SevenSegment<3> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| SevenSegment<4> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| SevenSegment<5> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| SevenSegment<6> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| SevenSegment<7> | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| Switch<0> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| Switch<1> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| Switch<2> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| Switch<3> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| Switch<4> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| Switch<5> | IBUF | INPUT | LVCMOS33 | | | | | PULLUP | 0 / 0 | |
| hsync | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| vsync | IOB | OUTPUT | LVCMOS33 | | 12 | SLOW | | | 0 / 0 | 3STATE |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Section 7 - RPMs
----------------
Section 8 - Guide Report
------------------------
Guide not run on this design.
Section 9 - Area Group and Partition Summary
--------------------------------------------
Partition Implementation Status
-------------------------------
No Partitions were found in this design.
-------------------------------
Area Group Information
----------------------
No area groups were found in this design.
----------------------
Section 10 - Timing Report
--------------------------
This design was not run using timing mode.
Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings
Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.
Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.