Wolv Z7 CPU core supports currently only riscv32-imfdcb instruction set architecture and is implemented with 6-stage in-order superscalar pipeline and Harvard bus architecture. It contains branch target address cache with bimodal branch predictor, instruction and data tightly integrated memory.
Cycles | Dhrystone/s/MHz | DMIPS/s/MHz | Iteration |
---|---|---|---|
243 | 4113 | 2.34 | 1000 |
Cycles | Iteration/s/MHz | Iteration |
---|---|---|
222723 | 4.49 | 10 |
Documentation will be expanded in the future.