BS EE grad student with focus: digital/VLSI.
Interests: automated testing, digital design, HDL, ASIC, Verilog, Systemverilog, Cadence Virtuoso, Python
- Portland, Oregon, U.S.A.
Sort by: Most downloads
0 packages
No results matched your search.
Try browsing all packages to find what you're looking for.