Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Congestion Aware Placement #2672

Draft
wants to merge 8 commits into
base: openfpga
Choose a base branch
from
Draft

Congestion Aware Placement #2672

wants to merge 8 commits into from

Commits on Aug 31, 2023

  1. Adding congestion-aware placement

    @miladeb8
    miladeb8 committed Aug 31, 2023
    Configuration menu
    Copy the full SHA
    29f12e2 View commit details
    Browse the repository at this point in the history

  2. Adding congestion-aware placement

    @miladeb8
    miladeb8 committed Aug 31, 2023
    Configuration menu
    Copy the full SHA
    c30a951 View commit details
    Browse the repository at this point in the history

Commits on Jul 31, 2024

  1. Merge branch 'openfpga' of github.com:verilog-to-routing/vtr-verilog-… 

    …to-routing into congestion_placement
    @behzadmehmood
    behzadmehmood committed Jul 31, 2024
    Configuration menu
    Copy the full SHA
    363291f View commit details
    Browse the repository at this point in the history

  2. Updating code.

    @behzadmehmood
    behzadmehmood committed Jul 31, 2024
    Configuration menu
    Copy the full SHA
    73f9a79 View commit details
    Browse the repository at this point in the history

Commits on Aug 21, 2024

  1. Updating fixed size arrays to NdMatrix

    @behzadmehmood
    behzadmehmood committed Aug 21, 2024
    Configuration menu
    Copy the full SHA
    2fd1be9 View commit details
    Browse the repository at this point in the history

Commits on Aug 22, 2024

  1. Updating data types

    @behzadmehmood
    behzadmehmood committed Aug 22, 2024
    Configuration menu
    Copy the full SHA
    c680685 View commit details
    Browse the repository at this point in the history

  2. correcting code format

    @behzadmehmood
    behzadmehmood committed Aug 22, 2024
    Configuration menu
    Copy the full SHA
    59188ac View commit details
    Browse the repository at this point in the history

Commits on Sep 19, 2024

  1. Merge branch 'openfpga' of github.com:verilog-to-routing/vtr-verilog-… 

    …to-routing into cong_placement
    @behzadmehmood
    behzadmehmood committed Sep 19, 2024
    Configuration menu
    Copy the full SHA
    d5745bf View commit details
    Browse the repository at this point in the history