Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[Placement] Resolved Inconsistency with Placing at Root Tile Locs #2802

Merged

Conversation

AlexandreSinger
Copy link
Contributor

Found an inconsistency with how the placement of cluster blocks into large tiles was handled in VPR. During placement, clusters are only placed at the rool tile location of the grid; however, specific parts of the later stages require that clusters are placed at all tile locations of large tiles. This is inconsistent and makes it confusing to know where clusters should be placed.

Enforced that clusters must be placed at the root tile location and never placed in other tile locations in the large tiles. This required fixing an oversite in the flat router which was relying on the fact that clusters will not be placed at the root tile location.

Resolves #2801

Found an inconsistency with how the placement of cluster blocks into
large tiles was handled in VPR. During placement, clusters are only
placed at the rool tile location of the grid; however, specific parts of
the later stages require that clusters are placed at all tile locations
of large tiles. This is inconsistent and makes it confusing to know
where clusters should be placed.

Enforced that clusters must be placed at the root tile location and
never placed in other tile locations in the large tiles. This required
fixing an oversite in the flat router which was relying on the fact that
clusters will not be placed at the root tile location.
@AlexandreSinger
Copy link
Contributor Author

@amin1377 This was the PR I mentioned at the VTR meeting where I fixed an oversite in the Flat Router.

@github-actions github-actions bot added VPR VPR FPGA Placement & Routing Tool lang-cpp C/C++ code labels Nov 7, 2024
@AlexandreSinger
Copy link
Contributor Author

@vaughnbetz This has passed CI. Please review. This resolves the issue with the placement of clusters in large tiles that we discussed.

@vaughnbetz
Copy link
Contributor

LGTM!

@vaughnbetz vaughnbetz merged commit 5a062ba into verilog-to-routing:master Nov 11, 2024
37 checks passed
@AlexandreSinger AlexandreSinger deleted the feature-verify-placement branch November 27, 2024 19:23
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
Projects
None yet
Development

Successfully merging this pull request may close these issues.

[Placement] Inconsistency in Grid Blocks Data Structure
2 participants