Skip to content

Latest commit

 

History

History
47 lines (32 loc) · 1.21 KB

README.md

File metadata and controls

47 lines (32 loc) · 1.21 KB
Raw

Port TinyMaix to RiscyD2

Chip

Item Parameter
Chip RiscyD2 (softcore)
Arch RV32IM
Freq 100M
Flash 48KB
RAM 8KB

Board

Digilent Arty-A7 (with XC7A35TICSG324-1L FPGA)

Development Environment

  • GCC (riscv64-unknown-elf-gcc)
  • Picolibc
  • riscyd2.h
  • Vivado

Step/Project

  1. Build the core and load it to the board
  2. Compile the program
  3. Load it to the board using talk2d2.py
  4. Listen to the incoming data from the board using listen2d2.py

Minor modifications in tm_port.h:

  • printf is not used in favor of uart based printing (macro defined in main.c)
  • TM_GET_US is not used in favor of cycles based time measurement (defined in riscyd2.h)

https://github.com/wpmed92/TinyMaix-RiscyD2

Result

config mnist Note
O0 CPU 18
O1 CPU 12

Author

wpmed92